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Abstract 
This thesis examines the various issues underlying integration of Mo/a-Si:H 
image sensor with inverted-staggered thin film îransistor (TFT) for large area digital x- 
n y  imaging applications, 
The thin film transistor process has k e n  rnodified to include a highly doped (n') 
microcrystalline silicon (pc-Si:H) film as the contact layer in the source and drain 
regions. The deposition temperature of the n' pc-Si:H tilm is varied from 200°C to 
400°C to observe the crystalline and amorphous phase formations in these films. The 
results show that the films deposited at low temperatures are more crystalline in nature 
than their high temperature counterparts. 
A comparison of  the performance of aluminium (Al)-gated thin film transistors 
is presented in which the process parameters are varied in terms of the sputter 
deposition temperature, process pressure, and power. Gate films deposited at 
30°C/5mTorr/300W yield TFT characteristics with low leakage current (- 10 fA at low 
Vns). an ONIOFF ratio better than 108, and a mobility of 1.1 cm2/Vs. In contrast. films 
deposited at 150"C/10mTorr/400W, yield a signifiant degradation in leakage current (- 
1 pA) and mobility (0.77 c m ' ~ ~ ) .  The degradation stems from the high surface 
roughness of the a-SiN:H gate insulator, and hence the TFT channel. 
Two different pixel integration processes for direct x-ray detection are studied. 
In one process, the Schottky diode is stacked on top of the TFT. In the other process. the 
two devices did not overlap. The two processes are compared in terms of mask count 
and pixel performance. Fully-overlapped and partially-overlapped pixel structures 
provide high fiI l  factor, but suffer fiom the stresses due to multi-layers. In addition, the 
TFT leakage current of a fùlly-overlapped pixel is very high (-IO-' A), due to parasitic 
capacitance. The partially-overlapped structure also suffers from high stress, however. 
the leakage current is considerably lower and comparable to that of a discrete TFT. The 
stress is not as severe in the non-overlapping structures. Also. the leakage current is of 
the order of 100fA. 
The high intrinsic film stress associated with the stacked pixel structures has 
bern further investigated. It is shown that the high compressive stress of Mo film (-109 
Pa) can be reduced to -10' Pa by varying the deposition process parameters without 
seriously undemining the physical and electrical properties of the films. 
A small-scale (4 rows x 5 columns) teat array has been designed and 
characterized. The results show that several technical challenges need to first be solved 
before extending the design to a larger array for x-ray image generation. The most 
outstanding challenge is to improve the uniformity of the Schottky diode interface. 
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1.1 Background History of Amorphous Silicon 
Hydrogenated amorphous silicon has become the material of choice in semiconductor 
tecbnology, particdarly in d a r  cells construction and active matrix display industries 
[l, 2,3,4,  5,6, 7, 81. The most outstanding attribute of amorphous silicon technology is 
its large area capability 17, 81. Although the material contains defects that are associated 
with "no long-range ordef' crystalline structure [l, 2, 31, it still possesses al1 the 
requisite properties for semiconducton, such as doping, photoconductivity, and junction 
formation [4, 5 ,6 ] .  
in the 1960s, when the physicists £kt tunied their attention to the differences 
between the electronic states of amorphous and crystalline semiconductors, they found 
that evaporated or sputtered pure silicon had a very large defect density [t]. At the the ,  
it seemed impossible to use amorphous silicon as a semiconducting material. It was not 
until the late 1960s when amorphous silicon was deposited from silane plasma for the 
first time by Dr. Chittick's group [2], and later on by Dr. Spear's group in the early 
1 97Os, that the plasma deposited material had greatly improved semiconducting 
properties [3]. It was then discovered in the mid 1970s that the improved properties 
were the result of hydrogen incorporation, which removed the electronic states in the 
band gap by binding hydrogen atoms to the dangle bond defects, thus eliminating the 
trapping and recombination centers [4]. AIso in the mid 1970s, physicists discovered 
that amorphous silicon could be doped. The addition of phosphine or diborane to the 
silane plasma lead to n-doped or p-doped amorphous silicon films, respectively 15, 61. 
The ability to control the location of the Fermi level in the band gap, dong with the 
good photoconductivity of amorphous silicon, led to solar ce11 application in the late 
1970s 171. After the fïrst thin film transistor was deposited in 1978 with a silicon nitride 
film fkom silane and arnmonia gas mixture in the plasma chamber, display and imaging 
industries started to develop active TFT matrix arrays [SI. Since then, the rapid 
development of the active matrix liquid crystal display for laptop cornputer screens has 
aliowed for advanced two-dimensional imaghg arrays. One of the recent advanced 
imaging applications is the imaging of x-rays which will ultimately replace cur~ent 
conventional x-ray film. 
1.2 Motivations 
The main objective of this work is to investigate the production feasibility of a large- 
area flat panel x-ray imaging array with hydrogenated amorphous silicon technology. 
The x-ray imaging a m y  can replace the conventional screen films used for radiography 
(ex. chest x-ray and mammography). 
The main advantages of digital radiology include the following: 
(i) Fast tum around tirne. In a simple case of biopsy, doctors will no 
longer have to wait for several iterations of the 20-minute long 
film development cycle just to see if the end of the needle has 
reached the desired area in the body [9]. 
(ii) Improved image visualization. For example, the contrast between 
images is enhanced, which allows for more accurate diagnoses 
[101- 
(iii) Assistance in hding subtle abnormalities [ I l ,  121. 
(iv) Easy electronic storage and retrieval. 
(v) Remote viewing. With the advances in intemet and wireless 
communications, doctors can view the image fiom remote places. 
It also facilitates tele-coaferencing. 
1.3 Advantages of a-Si:H technology 
Hydrogenated amorphous silicon offers a suitable platform for medical x-ray imaging 
over other process technologies, such as CCD or CMOS technologies. The most 
outstanding advantages of a-Si:H are: 
the capacity to inexpensively deposit films of uniform thickness 
over a large area [ 13, 141 ; 
resistance to radiation damage [15]; 
optical band gap of 1.7eV; 
low temperature deposition capability with plasma-enhanced 
chernical vapor deposition (PECVD) technique; 
little constraint on substrate material; and 
low leakage current of a-Si:H devices due to low conductivity. 
C W T E R  1. IWUODUCTION 
The low device leakage current will be discussed in greater detail in the main 
body of this thesis. The main driving force of the a-Si:H flat panel array is the active 
matrix liquid crystal display (AMLCD) industry. In each pixel of the array in this 
application, there is a thin film transistor (TFT) whose fimction is to Iocally switch the 
pixel on and off, hence the term "active." The Light-emitting device in the flat display 
panel can be replaced with any type of photo sensors - in this project, x-ray sensors - to 
convert the active matrix display array to an x-ray imaging array. 
1.4 X-ray Detection Schemes 
1.4.1 Indirect Detection Scheme 
One method to detect x-rays using a-Si:H technology is to convert the radiation uito 
visible üght in an intermediate (phosphor) layer, then detect the visible light with a-Si:H 
photosensors vig. 1.1). Since 1985, there have been a number of reports on the 
fabrication and testing of x-ray imaging arrays, most of which rely on the indirect 
detection mechanisrn [15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 251. One of the research 
groups working on this scheme is d p a  U C  in Pa10 Alto, CA. dpX manufactures a- 
Si:H image sensor arrays with pixel sizes h m  1 2 7 p  to 3 9 2 p  and image formats 
Erom 20cm x 25cm to 30cm x 40cm in area. These arrays are supplied with a coating of 
cesium iodide, used as an x-ray scintillating layer. The commercially available array is 
then assembled into a complete imaging system. Following this, gate driver and readout 
amplifier circuit boards are connected to the array. Moreover, the electronics on the 
array is designed for radiographie imaging in which the fhne tirne is greater than 3 
seconds 1251. This array is reported to have a noise level of approximately 0.3fC and the 
maximum signal of 3 pC [26], which allows a potential dynamic rage of -10000. High 
Figure 1.1 : Indirect x-ray detection method, based on combination of a 
phosphor layer and an a-Si:H image sensor. 
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Figure 1.2: Pixel circuit schematic diagram of indirect x-ray detection 
array. Each pixel contains a p-i-n photodiode to capture the visible 
light emitted nom the phosphor layer and a TFT to make the array 
gate-addressable. 
dynamic range and low noise are essential figures of merits for large area imaging 
electronics [26]. Figure 1.2 illustrates the pixel schematics of this indirect detection 
method dong with a simplified drawiag of the array layout. 
The medical imaging is performed either in radiographic mode or fluoroscopic 
mode. h the radiographic mode, the imager captures a single image in response to a 
brief x-ray exposure. The requirements for radiographic imagers are a large-area, a high 
resolution and a high dynamic range [26]. In the fluoroscopic mode, the imager has to 
capture a continuous real-time sequence of x-ray images at a rate of at least 15 frames 
per second [26]. The most outstanding requirement for fluoroscopic arrays is speed, 
which is largely dependent on the performance of the TFTs in the array [13]. The 
requirement for hi& speed switching, meaning fast data transfer, will be discussed in 
details in section 2.1. 
The efficiency of indirect x-ray detection is detemiined by a number of factors, 
e-g., the efficiency of conversion of x-ray photons to visible light, the efficiency of the 
photodetectors in converting the visible light to a useful electrical signal, and fil1 factor 
114, 18, 19,251. This scheme has been reported to yield good results at relatively high 
x-ray energies. However, at low energies, the detection efficiency is not as high [25]. 
This technological difficulty does not appear to be an issue in the direct detection 
scheme. This idea will be m e r  explained in the following section. 
1 A 2  Direct Detection Scheme 
Alternatively, a direct detection scheme can also be employed (Fig.l.3). This 
scheme requires thick (300 - 500pm) vapor-deposited arnorphous seleniurn (a-Se) 
layers [27, 28, 291. In this method, x-ray photons are absorbed in the a-Se layer, where 




Figure 1.3 : Direct x-ray detection method 
deposited amorphous selenium layer. 
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Storage Gate Iha 
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Figure 1.4: Pixel circuit schematic diagram of direct x-ray detection 
array. Each pixel contains a storage capacitor to keep the charge 
generated by x-rays. The selenium layer is continuous over the entire 
detection area The bias line is not shown in the simplified anay 
layout . 
Subsequently, the e-h pairs are separated by an applied electric field and collected to 
form the signal. Our coltaborator, Dr. J Rowlands' group at Sunnybrook Hospital of the 
University of Toronto, has successfiilly produced x-ray images using a-Se as the x-ray 
photoconductor [ 1 1,27,28]. The design of a direct detection array is very similar to 
that of the indirect array. It consists of a two-dimensional array of TFTs (Fig. 1.4). The 
major difference here is that, in this design, an additional storage capacitor is required. 
A storage capacitor is made by overlapping the pixel electrode with either adjacent gate 
line or a separate ground line. Radiation detection is accomplished with a uniform layer 
of x-ray sensitive photoconductor deposited on the active rnatrk (see Fig. 1.3). The top 
surface is a continuous high voltage bias electrode which is used to apply an electric 
field across the photoconductor. When electron-hole pairs are created by the x-ray 
photons, they are then separated by this applied electric field. The storage capacitor 
collects the charge generated and holds it until the gate of the TFT is turned on. 
The direct detection method offers advantages in resolution and efficiency 127, 
281. Moreover, they do not depend on scintillation layers. However, despite the 
potentiaily high resolution of these image sensors, the thick selenium layer introduces 
difficulties in the collection of the generated charges [28]. A strong electric field is 
required to separate the e-h pairs, which is achieved by appiying a high bias voltage (4 - 
10kV). Furthemore, charge trapping in the a-Se layer can lead to an image lag, which 
reduces the frame rate of the haging array [27]. 
1.4.3 Detection Scheme of This Study 
In 1997, a-sidic group has developed the design, fabrication, and characterization of a 
direct-conversion x-ray detector based on Molybdenum (Mo)/a-Si:H Schottky diode for 
low-energy x-rays [30,31]. In this diode, the interaction of x-ray photons with Mo leads 
Heavy Meta1 
(e.g. Mo) 
La-S i: H 
Figure 1 -5 : X-ray detection scheme based on Mo/a-Si:H Schottky 
diode. 
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Figure 1.6: Direct detection x-ray imaging pixel based on a - S k W o  
Schottky diode as a detector. (a) Circuit schematic diagram. @) 
Equivalent circuit diagram 
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to injection of high energy electrons, by whie of the photoelectric effect, into a reverse- 
biased a-Si:H depletion layer, where electron (avalanche) multiplication yields a gain 
(Fig 1.5). The e-h pairs are then separated by the electric field inside the depletion 
region of the reverse-biased Schottky diode, thereby producing the output signal. The 
array layout is essentially identical to that of indirect detection array shown in Fig. 1.2. 
The pixel operation can be described with the equivalent circuit diagram shown 
in Fig. 1.6b). The TFT is represented by a switch that is controlled by the gate signal. 
The Schottky diode can be represented by a capacitor to model the intemal pixel 
capacitance and a current source to model the leakage current of the diode. With the 
gate signal at "off' and the bias line at a negative voltage, for example 4V, the intemal 
pixel capacitance is not fully charged and the other side of the capacitor is at a voltage 
level higher than 4V,  for example -1.W. Without x-rays only a small charge is 
transferred to data line when the gate is tumed on. If incidence x-ray photons are 
present while the gate is tumed off, the x-ray cm be modeled by an additional current 
source parallel to the pixel capacitor and the leakage current source. For simplicity, 
assume that there is a high dose of x-ray, which fully charges the internai pixel 
capacitance. There is now a strong conductance between the two sides of the capacitor. 
The opposite side to the bias line of the capacitor is close to 4 V .  When the gate is 
tumed on, assuming that this charge is retained despite the leakage current of the TFT, a 
large charge is transferred to the data line. The difference, according to data line, is the 
dynamic range of the pixel. 
At low bias operation (c 4V), the detector yields a sensitivity of approxirnately 
10' electrons over x-ray energies in the range of 40 - 100 kVp [30, 3 11. The fabrication 
process of this diode is fùlly compatible with that of an a-Si:H TFT, which is intended 
to be used as a switch for charge readout. 
n i e  perfonnance of this detection method depends on the quality of the 
S c h o w  interface. The silicon/metal interfaces in p-i-n photodiode fom ohmic 
contacts, since the silicon is heady  doped near the interfaces. A Schottky barrier 
junction includes an abrupt termination of the semiconductor crystal. The silicon 
surface contains interface States due to incomplete covalent bonds, which can lead to 
trapped charges at the met al-semiconductor interfaces. This property of the Schottky 
diode will be fiuther discussed in Chapter 3 as a discrete device and in Chapter 6 as in a 
fixed pattern noise within an array. 
1 A 4  Cornparisons of Different Detection Schemes 
The three different x-ray detection schemes that were discussed in the previous sections 
have theu own advantages and disadvantages [9 - 311. The ultimate objective for the 
design of an detection scheme is to optimize the performance of the detector in terms of 
its ability to capture and digitize the information content of the incident x-rays. Thus, it 
is importaat that the different detection schemes be compared for their pedomance, 
cost and complexity in fabrication processes. It is not feasible to compare these 
detection schemes in tenns of quantitative figures since no x-ray images have yet been 
successfiilly captured with a-Si:H/Mo Schotucy diodes. But based on the information 
fiom the published literatures, and the results produced fiom our laboratory, the 
different detection schemes can be compared qualitatively (Table 1.1). 
1.5 Thin Film Deposition 
The devices made in this work are composed of thin films. There are a number of ways 
that thin films can be deposited. Major deposition techniques are categorized in Table 
1.2. Of al1 these available deposition techniques, an engineer should be able to 









scheme using a 
scintillahg layer to 
convert the x-ray 
photons to visible 
light then process the 
visible light with p-i-n 
photodiode. 
Since the x-ray 
photons are converted 
to visible light, p-i-n 
diodes do not exhibit 
a large gain. The 
efficiency of the p-i-n 
photodiode is -75% 
[16]. At a reverse bias 
of -SV, the charge 
collection efficiency 
is nearly 1 [ 141. 
The p-i-n diodes array 
does not spread the 
image. However, the 
conversion of x-rays 
emits visible light in 
Direct detection 
scheme employing a 
thick (-500nm) a-Se 
layer as detector. The 
a-Se layer is 
deposited by 
evaporation over the 
entire array. 
Although energetic 
electron created by x- 
ray photons generate 
a gain ME) = EI W, E 
is the x-ray energy 
and W is the energy 
required to generate a 
electron in a-Se.) 
[28], due to the poor 
charge collection, not 
al1 electrons get 
stored [27]. 
Even with the 
continuous a-Se 
Iayer, due to the large 
bias applied across it, 
the generated 
Direct detection 
scheme with a- 
Si:H/Mo Schottlq 
diode as the x-ray 
detector. The diode is 
reverse biased by a 
small voltage. 
According to [30,3 1 ] 
the gain is - 1000 over 
the x-ray source 
voltage range of 
40kVp - 10OkVp. The 
charge collection 
efficiency should be 
close to that of the p-i- 
n diode. The effect of 
the leakage curent 
will be discussed in 
Chapter 3. 
p. 
Image spreading is not 
a concem in this 
design. 






The smallest pixel 
size is largely limited 
i by the anisotropy of 
! the phosphor layer as 
I 
1 well as its conversion 
efficiency [ 1 3 3. The 






With isotropie light 
emission, a fil1 factor 
>SO% does not 
improve the image 
quality [ 141. 
- -- 
Along with any 
reduction in signal-to- 
noise performance 
generated by blurring 
and sampling stages, 
additional noise arises 
elec tron-hole pairs 
travel vertically [l 1 
27, 281. 
Since the a-Se layer 
is continuous, pixel 
size is determined by 
the size of the TFTs- 
For mammography, 
the pixel c m  be as 
mal1 as -50pm2. [27, 
281 
Because the a-Se 
layer is covering the 
entire amy, fill factor 
is 100% [9, 101. 
The electronics to 
process an image are 
the same as in the 
indirect detection. 
The electronic noise 
per pixel is 
-- 
The smallest pixel size 
is determined by the 
leakage current of the 
diodes. In Chapter 3, a 
diode as srna11 as 
26pn2 will be 
observed. 
- - --  
In this design, fill 
factor is determined by 
the size of the TFT and 
lïne width. In Chapter 
6, the arrays have 
4 5 %  fill factor. It can 
be as high as -80% 
with vertical channel 
TFTs. 
Once the full imaging 
system is developed, 
the electronics 
associated with the 
detector will be the 
same as the other two. 
fkom the electronics 
such as amplifier 
noise. The electronic 
noise per pixel is 
approximately 1 O00 
II electrons [ 1 31. 
approximately 1 O00 
electrons [27]. There 
is an additional shot 
noise caused by 
thermal excitation of 
charge carriers in a- 
Se layer. 
Table 1.1 : Cornparisons of the difference x-ray detection scheme. 
Table 1.2: Various thin film deposition techniques [32]. 
(i) The appropriate deposition rate for the required thickness, punty 
and production rate. 
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(iii) Reliability and lifetime requirements. 
(iv) Affordability. 
The family of Silicon films can be easily deposited by the CVD process whereas the 
metals films can be deposited by the PVD process. Both processes allow for the films to 
be deposited at a low temperature, 400°C, which is the temperature that the substrate 
glass, Corning 1737, starts to sofien. The CVD process is well-known [32] for its 
conformai coverage of the substrate profile (Fig. I.7a). This is a very usefil property of 
CVD process when wet etch processes are used and the protection layer is a thin 
insulating layer, such as siiicon nitride. However, the PVD process covers only the top 
surfaces. Vertical profiles do not get covered by films deposited by the PVD process, 
which can lead to uncovered and exposed surface (Fig. 1.7b). The effect of this step 
coverage will be shown in Chapter 3 as a part of the Schottky diode device 
performance. 
Figure 1.7: Surface coverage of tin film processes (a) CVD process. 
(b) PVD process. 
1.5.1 Plasma Enhanced Chernical Vapor Deposition 
For the thin film device fabrication, two plasma enhanced chernical vapor deposition 
(PECDV) chambers are available, namely PlasmaTherm VII (Fig. 1.8) and Oxford 
Figure 1.8: PlasmaThenn W p d e l  plates PECVD system for thin 
film depositions. 
PECVD systems. Both systems have a paraIIel plate reactor chamber. The advantage of 
PECVD system over low pressure CM) (LPCVD) system is that the deposition 
temperature can be lowered due to the RF power being applied to the parallel plates, 
which help dissociate the source gas molecules (Fig 1.9). The PlasmaThemi W system 
is used for depositions of intrinsic amorphous silicon layer, nC doped amorphous silicon 
layer, and silicon nitride layer. This chamber is used for the tri-layer deposition of TFT 
(Chapter 2) and active layer in the Schottky diode (Chapter 3). The Oxford PECVD 
system is mainly used for n+ doped micnxrystaihe silicon layer (Chapyer Z), which 
serves as the contact layer in TFTs. Chernical vapor deposition is the reaction or 
decomposition of gases flowing over a heated substrate, leaving behind a solid film as a 
reaction product. When the source gas, for example, silane, enters the PECVD chamber 
and the RF power is applied on the pardlel plates, the source gas molecules dissociate 
Gas inlet 





Figure 1.9: A simplified cross section view of the PECVD chamber. 
Only the most vital components are shown. 
into silane radicals such as Sm3, Sifi and SiH. Unfortunately, the exact plasma 
chernical balance equations are still not discovered. But the products of such plasma 
reactions are thin films which compose thin film devices that are being used everyday. 
Chapter 2 will examine the CVD plasma deposition process for microcrystalhe silicon 
films in an attempt to explain why crystallization happens at low deposition temperature 
with hydrogen dilution in the plasma chamber. 
Figure 1.10: Edwards magnetron DC/RF sputtering system thin metal 
film depositions. 
15.2 Sputter Deposition 
Edwards magnetron sputtering system (Fig. 1 .IO) used for this work has three target 
guns so that a combination of metal layers c m  be deposited in one vacuum pump-down 
This system has both DC and RF power supplies. For highly conductive metal such as 
aluminum, the DC power supply is used. For metals not as conductive as aluminurn, 
such as molybdenum, the RF power supply is used. Unlike the PECVD process, the 
process gas atoms do not get deposited in the film. However, the sputtering gas 
molecules do have a chance to get trapped in the film. They do not bind to the metal 
Atoms, simply fil1 in the voids created during the deposition. Edwards system uses 
argon as the sputter gas 021. Figure 1.1 1 shows a rotating substrate holder in the PM) 
chamber. The purpose of the rotating substrate is to improve the uniformity of film 
Rotating ' 
substrate holder I Substrate Argon 
water lin I 
Figure 1.1 1: A simplified cross sectional view of the Edward 
sputtering system. M y  the most vital components are shown. 
thicicness. Unlike the PECVD system, whose tmifomiity difference is within 5%, the 
PM) system has a unifonnity of IO%, or even 15% when the DC power supply is used. 
Sputtering is the process of removing surface atoms by ion bombardment. 
Sputtering processes can be used to deposit films or even to clean or etch surfaces 1321. 
When positive ions are generated by an ion source such as a glow discharge, they 
bombard a negative cathode, the target material. The momentum of the ion is 
transferred to the surface atoms of the target, some of which acquire sufficient energy to 
leave the surface. Then, these atoms h m  the target material travel by difision to reach 
the surface of the substrate. Chapter 5 of this thesis will discuss that the quality of films 
deposited by the PVD sputtering process depends on how much energy the sputtering 
atoms carry by the tirne they reach the substrate surface. 
1.5.3 Film Deposition in Vacuum 
Understanding the film deposition mechanisms in vacuum is very difficult. This thesis 
does not focus on the film deposition. However, the devices fabncated for this work are 
made of thin films, deposited by the CM) and PVD systems. Therefore, this thesis does 
contain discussions of vacuum environment, such as the analysis of rnicrocrystalline 
p w t h  in chapter 2 and the sputtering kinetics in Chapter 5.  In this section, some of the 
terms that are discussed in the main body of this thesis are introduced. 
The international standard unit of pressure is the pascal, Pa, which is defined as 
a Newton per mete?, ~ / m ' .  This unit is used to describe the film stresses in Chapter 5. 
But this unit is seldom used when describing the vacuum charnber pressure. For thin 
film deposition processes, the vacuum pressure is  the torr, Torr, or millitorr, mTorr. 
One torr is the pressure exerted by the weight of a one millimeter high column of 
mercury. One pascal is 7.5 mTom 
In a vacuum, the density of molecules (or atoms) is very low cornpared to that of 
the ambient environment at atrnospheric pressure. Thus, the molecules travel long 
distances before they collide with another molecule. The mean fiee path, A, of a particle 
in a vacuum is the average distance that it travels before it collides with another 
molecule. The mean fiee path depends on how close together the molecules are and 
how big a collision target they make. How far the particles are fiom another depends on 
the degree of vacuum. The mean fiee path is expressed as 1321 
where P is the pressure, cr is the collision cross section, k is the Boitzmam's constant 
and T is the temperature. The effect of a change in mean fiee path of the atoms in the 
sputtering system on the properties of the film being deposited will be presented in 
Chapter 5. 
Both CVD and PVD chambers have to be brought to ambient atrnospheric 
environment for the loading and unbading of wafkrs. Then, the chambers are pumped 
down to the base vacuum level of - 1 0 ~  Torr. Very often, this vacuum level is 
considered to be "clean" and fiee of foreign gas molecules. For a given temperature, the 
density, n, of atoms or molecules in a vacuum is directly proportional to pressure. The 
relationship is [32] 
When a vacuum chamber is open and pumped down to 10" Torr, there are still 10 
billion gas molecules in the chamber. It is, therefore, wise not to completely ignore the 
chance of contamination in the film growth. Furthemore, the rate at which these 
mokcules bombard the surfaces in a vacuum, called bombardment flux, T, is given by 
C321 
where M is the atomic or molecular weight of the particle. At 104 Torr, r is -1 0' 
particles/cm2/second. From Eqs. 1-14 and 1.15, the time it takes to form a mono-layer of 
the surface of the wafer at 1 0 ~  Ton is only - 1 sec. As it will be mentioned later in this 
thesis, HF dip process is used in device fabrications in order to remove the native oxide 
at the surface before the wafers are loaded into the plasma chambers. But at 
atmospheric pressure, it takes only 1 psec to fom a mono-layer on the surface after the 
HF dip process. The purpose of this HF dip is really to clean the surface rather than to 
remove the native oxide, unless the native oxide is really thick. The effect of this mono- 
layer formation on the surface will be discussed in Chapter 2 and Chapter 3 for TFT and 
Schottky diode device performances, respectively. 
1.6 Overview of the Thesis 
This thesis describes the technological difnculties that were encountered in integrating 
this direct detection x-ray sensor with a TFT (as a switch) to make an irnaging pixel. 
Chapter 2 discusses the advancements made in the TFT process and device 
performance. Chapter 3 presents the leakage current behavior of the Schottky diode. 
Chapter 4 explores the fabrication process integration of the two devices. Here, two 
very different processes are compared in terms of the process complexity and the pixel 
performance. Chapter 5 focuses on the inttinsic film stress that cm cause catastrophic 
damage to deposited films. Chapter 6 discusses the designs of x-ray imaging arrays, 
followed by conclusions. Although the arrays fabricated in uiis work are on a very small 
scale (2mm die), they can be used as templates for larger scale arrays (2" to 6" arrays). 
Other mask designs are presented in the Appendices dong with fabrication specifics. 
Chapter 2 
Thin Film Transistors (TFTs) 
Thin film transistors are most widely used as the switching element in large-area 
electronics applications. in imaging applications, achieving low leakage current of the 
transistor is crucial [26]. Each pixel should retain the charge collected by the sensor for 
as Long as possible. This can be achieved only when the leakage current of the transistor 
is small. For faster switching speed, the transistors should have f s t  rising current in the 
sub-threshold region [13, 261. And as the area of the displayhnaghg arrays becomes 
larger (-17'3, the gate delay due to RC constant can becorne a limiting factor [8, 22, 
261. Thus, the transistor should employ low resistivity gate metal in order to reduce the 
RC constant. This chapter deals with the advancements achieved in TFT performance 
with respect to the above mentioned. 
2.1 TFT Operation 
In flat panel display applications, polycrystalline silicon TFTs are ofien used as the 
switching devices due to their high device mobility, which leads to higher maximum 
&ive current to the light emitting device and higher frame rates. In imaging 
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applications, due to the low device leakage current requirement, amorphous silicon 
TFTs are used. The TFTs used for this study are based on the inverted-staggered- 
structure which is widely used in a-Si:H large area displays and imaging systems [9 - 
291. A simplified cross-sectional view of the TFT is show in Fig. 2.1. This TFT 
operates in the n-channel accumulation mode when a positive bias is applied, Le., when 
the TFT is on. The electric field fiom the gate metal attracts electrons in the intrinsic 
amorphous silicon layer to form a thin n-channel at the gate dielectric interface. When a 
positive bias is applied to the drain with the respect to the source, the electrons can flow 
fiom source to drain. This TFT operation follows the usual semiconductor relations for 
MOSFET transistors. The challenge for a-Si:H TFT is achieving low on-resistance, R O ~ .  
For large area imaging applications, the fiame rate can be 15 - 70 h e d s  [13, 14,211. 
A simple calculation can be done assuming that the frame rate is 30 frameds and there 
are 2000 gate lines in the large area imaging array- In this case, each line must be read 
in 15 p. Allowing 5 ps for gate switching, the actual time leA for the TFT to transfer 
the charge h m  the sensor to the data line is only 10p.  Again, assuming that the 
transfer of charge takes 5 t h e  constants (RC) and the pixel capacitance is -1pF [33], 
the on-resistance of the TFT is 
In the imaging applications, the TFT operates in the linear r e m e  for which the on- 
resistance, the ratio of source drain voltage and current, is [34] 
where CG is the gate capacitance, jlm is the field effect mobility, VG is the gate bias, VT 
is the threshold voltage, W is the width of the TFT, and L is the TFT channel length. For 




Figure 2.1: Inverted-staggered a-Si:H TFT. When the gate positively 
biased, an electron chamel is induced at the gate diekctric/int~sic 
silicon interface providing a conduction path fiom drain to source. 
mobility of -1 c m 2 ~ s ,  the gate capacitance is -5 x 1 0 - ~ ~ / c r n ~  1351. Then, the equation 
for on-resistance can be simplified to 
For a TFT with V' - VT = 5 V, the requirement suggested in Eq. 2.1 can be achieved if 
the aspect ratio of the transistor WL is greater than 2.5. In Chapter 6 (see Fig. 6.2), the 
channel of the TFTs in the array is 50pm wide and 20pm long, which results in W4 
ratio of 2.5. The upper limit of this ratio is strongly govemed by another array design 
requirement, namely, fil1 factor. The trade-off of these two design criteria will be 
revisited in Chapter 4 where the pixel desigus will be discussed. Io this chapter, 
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however, since the TFT is presented as a single discrete device, the aspect ratio is kept 
at 10 (W = 200p-n / L = 2 0 ~ ) .  
The requirement for low on-resistance of the channel is really for the 
fluoroscopy application. For radiographic application, the TFT is required to hold the 
charge on the pixel for the radiographic fiame time which can be as long as one second 
or even longer. If only 1 % of the data loss is aIlowed on a pixel whose pixel capacitance 
is IpF, and the h e  time is 1 second, the requùed R C  constant of the TFT when 
t m e d  off is 
RoFpC > 100 second, (2-4) 
which means that 
This is why low TFT leakage current is important for radiographic application. in the 
following section of this chapter, the TFT device performance will be compared in 
terms of the leakage cment. A TFT leakage current of 100 EA or higher is not suitable 
for x-ray imaging applications. 
The curent-voltage characteristics of a-Si:H TFTs are effectively the same as 
those of a crystalline silicon MOS transistors except for a fact that the magnitude of the 
current level of a-Si:H TFTs are much lower. The accumulated charge at the gate 
dielechic interface can be expressed using the MOS transistor equation [36] 
where V(x) is the additional voltage dong the channel at distance x that is formed by the 
applied bias Vos. The drain current Io can be expressed as 
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where E(x) is the electric field between drain and source. Substituting Eq. 2.6 into Eq. 
2.7 leads to 
Integrating Eq. 2.8 dong the charnel results in 
ID(x) =  FE CG[(& - Vd VD - VD*] W/.  (2.91 
Just as in the MOS transistors case, the drain current of a-Si:H TFTs saturates after a 
certain bias point at Y'. #en &&YDs = 0, the drain saturation current can be 
expressed as 
ID-~aturation = 112 /& CG(% - vd2 wk- (2.1 O) 
Equations 2.6 - 2.10 are essentially the same as the MOSFET mode1 equations. These 
equations will be revisited in the following sections of this chapter where measured 
a-Si :H TFT device characteristics are presented. 
2.2 TFT Fabrication 
A fidly wet etch process has been used in the fabrication. The fabrication sequence is 
shown in Fig. 2.2. Corning 7059 glass wafers are used as the substrate material. First, 
the gate metal is deposited by the PVD rnethod. The gate metal thickness is between 
9 h  and 15ûnm. Usually, molybdenum (Mo) and chromium (Cr) are used as gate 
metal. For Iow resistivity gate metallization, aiuminum (Al) gate metallization was 
developed, which will be discussed in section 2.3. After the gate is pattemed with mask 
one, gate dielectric, active layer (intrinsic a-Si:H), and top dielectric layer are deposited 
in a single vacuum deposition process to preserve the interface quality. For this study of 
direct detection x-ray imaging, the dielectric layer used in TFT is silicon nitride film 
1 Glass 1 
PVD - gate metal 
1 Glass 1 
Mask 1 - gate 
1 Glass 1 
CVD - tri-layer 
1 Glass 1 
Mask 2 - source & drain 
1 Glass 1 
CVD - contact layer 
Glass 
Mask 3 - top passivation 
A 
1 Glass 
KOH - isolation 
1 Glass 1 
Mask 4.- nnal via 
1 Glass 1 
PVD - final metal 
1 Glass 1 
Mask 5 - final metal 
i Gate metal i-a-Si:H 
a-SN:H amu n+ a-Si:H Final metal 
Figure 2.2: Fabrication sequence of thin film transistor in inverted- 
staggered-structure deposited on Coming 7059 g las  substrate. 
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(a-SlNH). In this tri-layer deposition, the a-SN:H layer thickness is 250nm and the 
intrinsic a-Si:H thiclcness is 50nm. The thickness of the i-a-Si:H layer is optirnized for 
the lowest leakage current [37]. The top silicon nitride layer is patterned with mask two, 
which defines the source and the drain regions of the TFT. Then, another CVD process 
is canied out to deposit the contact layer (50nm) covered by the top passivation layer 
( 2 5 0 ~ 1 ) .  The contact layer is deposited to form ohmic contact between the active layer 
and the final metal. A low-temperature (200°C), low-resistivity n' pc-Si:H film process 
is developed to serve as this contact layer as opposed to n+ a-Si:H film. The details are 
discussed in section 2.2. After the top passivation layer is pattemed with mask 3, the 
e~t i re  wafer is dipped in KOH solution for wet etching of the contact layer and the 
active layer. Etching the contact layer separates the source and the drain of TFTs. 
Etching of the active layer isolates one device nom another. In this step, the mechanical 
integrity of the top passivation silicon nitride film is crucial. If the top passivation layer 
is porous (rich in pinholes), the KOH solution will attack the silicon films underneath 
the passivation layer. When the devices are isolated fiom one another, they are ready for 
the 1st  PVD deposition of the final metal. Mask four opens via's on the top passivation 
layer such that the final metal can be deposited on the contact layer film. The final 
metal is then pattemed with mask five, which completes the fabrication of the inverted 
staggered-stmctured TFTs. The most critical alignment steps are mask two and three. 
These steps are, respectively, the major detenninants in a device performance and yield. 
2.3 Low Temperature, Low-Resistivity Highly Doped 
Microcrystalline Silicon (n+ pSi:H) 
2.3.1 Motivation for Studying d pc-Si:H 
Hydrogenated microcrystalline silicon (pc-Si:H) has been of current technological 
interest for device applications because of its high electrical conductivity, high doping 
efficiency and low opticai absorption, compared to a-Si:H. Heavily phosphorous-doped 
pc-Si:H films are being widely used as an ohmic contact layer of TFTs to lower the 
contact resistance in the drain and source regions, thereby improving the sub-threshold 
characteristics of the TFTs. Doped or undoped pc-Si:H can be viewed as a material 
comprised of crystalline grains and arnorphous grain boundaries. 
It is well known that the deposition temperature affects the sudace migration 
process, which is one of the key characteristics in the film formation. The dependence 
of the pc-Si film formation on the deposition temperature has already been discussed by 
severai research groups. However, the growth mechanism of the film is not yet fully 
understood and is still considered controversial. Arai et al. have reported that the 
crystallization does not occur at low deposition temperatures, because of the poor 
migration of deposition precursors and the absence of ordered sites 1381. He has shown 
the formation of micro-crystallinity on the growing surface by heating the source gas 
(Si&) in the plasma enhanced chemical vapor deposition (PECVD) process to promote 
the diffusivity of the deposition precursors. Conde et ai. have reported that the 
microcrystalline films, which were obtained by the hot-wire deposition method at high 
hydmgen dilution, are independent of the deposition temperature [39]. Matsuda [40] 
and Kanicki et al. [41] have reported that the degree of crystallinity of the films 
increased with the deposition temperature varied nom 100°C to 500°C. 
The study of the d pc-Si:H was done in order to explore the feasibility of using 
this material as the contact layer in a-Si:H TFTs. Since the fabrication process of the pc- 
Si:H should be compatible with that of a-Si:H, particular attention was paid to the effect 
of the deposition temperature on the structural properties of the d pc-Si:H, to gain an 
insight into the structural transition fiom the amorphous to the crystalline phases. The 
d pc-Si fihs have been deposited by PECW on glass substrates (Comîng 7059) at 
different deposition temperatures &om 200°C to 400°C. The deposition conditions are 
surnmarized in Table 2-1. The films were characterized by grazing incidence x-ray 
Table 2.1 : Deposition conditions of d pc-Si:H films used in this study 
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2.3.2 Crystallinity Shown by GIXD 
GIXD measurements were performed with a Nicollet-12 difliactometer (Cu radiation, 
30 KV, 20 mA). The average crystallite size was detennined fiom (hkl) lines according 
to the Scherrer formula [42]. The preferred orientation was determined h m  the relative 
line intensities. 
Figure 2.3: X-ray diffkction patterns for n pC-Si:H films deposited at 
2OO0C, 300°C and 40O0C. 
Figure 2.3 shows the x-ray difiction patterns of the d pc-Si films deposited at 
200°C, 300°C and 400°C, along with those of crystailine silicon ( d i )  and d a-Si test 
samples. The film deposited at 200°C appears to have (1 1 l), (220), and (3 11) preferred 
orientations, as in the c-Si sample. The mean grain size, which was estimated nom the 
hill width at half maximum of the peak (1 11) using the Scherrer formula, was found to 
be approximately 4nm. This indicates that the micro-grains in the network are perfect 
crystals. The absence of these peaks and the existence of a broad shoulder at 28 = 2S0 in 
the f ihs  deposited at 400°C, as in the a-Si sample, indicate the evidence of the 
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amorphous state of the material. It was observed that the films deposited at Td = 300°C 
represent an intermediate behavior, Le., a transition from the crystalline to the 
amorphous phase, The fraction of the crystallinity was observed to be 60 %, 30 % and 
10 % in the films deposited at 200°C, 300°C and 400°C, respectively. This observation 
contradicts the results reported in the literatures [40,41] in which it was shown that the 
higher deposition temperature facilitates the (220) and the (3 1 1) peaks- The behavior in 
the samples was fùrther confirmed by Raman and FTIR measurements. 
233 Crystallinity Shown by Raman Spectroscopy 
Raman scattering spectroscopy measurements were pefiormed with a micro Raman 
spectrometer using 632.8 cm-' line of a He-Ne laser (Melles - Griot). The laser iight was 
focused on the sample through an Olympus BH-2 microscope. The scattered Iight was 
detected by a CCD, which was attached to the output slit of a Renisbaw Raman 1000 
spectrograph. The crystalline volume k t i o n  and the crystallite grain size were 
detemined based on this data, using the method proposed by He et al. [43]. 
Figure 2.4 shows the Raman spectra of fihs deposited at 20WC, 300°C and 400°C. The 
enhancement of the peak and the narrowing of the spectnim at 521 cm-' of the film 
deposited at 200°C represent the crystalline phase, whereas the decrease of the peak 
intensity at 52 1 cm" and the increase of the broad shoulder at 483 cm-* of the film 
deposited at 400°C indicate the amorphous phase. The crystalline volume hctions were 
estimated to be 70 %, 35 % and 20 % in the films deposited at 200°C, 300°C, and 
400°C, respectively. The grain sue  of the crystallites \vas reduced h m  4.5 nm (200°C) 
to 2.5 nm (400°C). 
These observations also showed that the relative ratio of the crystalline phase to 
the amorphous phase decreased with the increasing deposition temperahue. The 
samples were fûrther tested by Fourier transform infhred spectroscopy. 
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Figure 2.4: Raman spectra for d pc-Si:H films deposited at 200°C, 
3OO0C and 4OO0C. 
23.4 Hydrogen Content (FTIR) 
Samples were also deposited on c-Si wafea for IR studies to estimate the hydrogen 
concentration in the films. These rneasurements were performed in absorbance mode 
with a tesolution of 4 cm" using a Bomem IR spectrometer. 
The FTJR spectra showed peaks in our samples at 630 cm-', 2010 cm", and 
2400 cm-' (Fig. 2.5). The prominent peak at 630 cm-' corresponded to the Si-H wagging 
Wave Number (cmœ1) 
Figure 2.5: ïnfiared spectra for n pc-Si:H films deposited at 200°C, 
300°C and 400°C. 
mode. As the deposition temperature decreaseed fiom 400°C to 200°C, the intensity of 
this peak was reduced, which implied that the hydrogen content decreased. The slight 
shift of this peak towards lower fkequencies indicated a change in the hydrogen 
bonding. The bonded H concentration, estimated using an osciiiator strength of 1.6 x 
10'' cm-2, as given by Shanks et al., was 10'' cm;' in the sample deposited at 200°C 
[44]. It increased to 4.5 x ld' cm'.' in the sample deposited at 400°C. The observed 
peaked at higher fiequencies arose h m  SiH and Si& stretching vibrations. 
23.5 Resistivity 
200 250 300 350 400 
Deposition Temperature (OC) 
Figure 2.6: Resistivity of n+ pc-Si:H f i h s  as a fiinction of the 
deposition temperature. 
As a m e r  c o ~ a t i o n  of above results, the resistivity of n+ pc-Si:H as a function of 
the deposition temperature is shown in Fig. 2.6. Here, the value of the resistivity is 0.1 
R-cm for low-temperature (Td 5 240°C) deposited films, and it hcreases to a value of 
70 Q-cm for fihs deposited at high temperatures (Td 2 340°C), which is close to that of 
d a-Si:H 1451. This shows that our nC pc-Si:H films deposited at low temperames have 
a higher conductivity of 10 ~-'crn-', which is essential for high performance a-Si:H 
TFTs. 
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2.3.6 Optical Band Gap 
The optical band gap (Eop) was measured with One1 optics instruments. They are a 
grating monochrometer (model 77200), DC regulated power supply (model 68735), 
quartz halogen lamp, photodiode head (model 71925), and photodiode (model 71803). 
200 250 300 350 400 
Deposition Temperature (OC) 
Figure 2.7: Optical band gap of d pc-Si:H films as a fûnction of the 
deposition temperature. 
The optical energy gap as a hc t ion  of deposition temperature is shown in 
Figure 2.7. It shows that the E, is higher (2.3eV) in films deposited at low temperature 
and decreases to a value of 1.75eV, which is a characteristic of a-Si:H films deposited at 
higher temperatmes. It has been reported that the optical baud gap of pc-Si material is 
2.3eV [45 1. The measwed E, values match exactly with the reported values in the fiims 
deposited at low temperatures. These data show that the films deposited at low 
temperatures are more in crystalluie phase, whereas the films deposited at high 
temperatures are in amorphous phase. 
2.2.7 Crystallization at Low Temperature 
Although pc-Si:H films have been investigated for several years, the growth 
mechanism, transport, and optical properties are still not hlly understood. In most 
studies, it is generally agreed that the hydrogen dilution is necessary for the 
crystallization of silicon network durhg the growth [38 - 491. But it is still not clear 
how the excess hydrogen concentration in the plasma leads to crystallization of silicon 
atoms. Several possible roles of hydrogen dilution during the growth of pc-Si:H have 
been proposed- 
1. The excess hydrogen atoms on the growing surface 
enhance the diffision of the absorbed radicals (SiH, SiH2, 
and SB3) 1461. 
2. The hydrogen radicals act as etchant of Si and promote 
chernical equilibrium between the deposition and the 
etching of the growing surface [47]. 
3. hydrogen atoms soak into several layers below the top 
surface and promote the network propagation reaction [48]. 
It has also been proposed that the crystallization occurs due to the elevated thermal 
energy of the arriving radials at the growing surface [41]. According to this theory, at an 
elevated temperature, the radicals at the surface possess enough thermal energy to move 
around until a favored (lowest) energy site is found, which Ieads to unstrained 
crystalline network of silicon atoms. This proposed explanation contradicts the 
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Figure 2.8: The three layer model of microcrystalline fiim growth. 
observations made at our laboratory (see Figs 2.2 - 2.7). Furthemore, this theory does 
not clearly explain why crystallization occurs only with hydrogen dilution and why 
hydrogen content in the film is reduced with high hydrogen dilution. 
The growth process of pc-Si:H films is oAen represented by the three layer 
model (Fig. 2.8) [49]. During the initial nucleation stage of the growth process, the film 
is mostly amorphous. But as the film grows thicker (-150A), microcrystallites start to 
form. At this stage, the film is made of crystalbe grains with amorphous grain 
boundaries. The incoming radicals (Sa,  SiH2, and SB3) at the growing surface can be 
attached to silicon atoms tiom either arnorphous or crystalline parts. When the film 
grows to be even thicker (>1000&, the pwing surface is largely crystalline. This 
growth model theory appean to be valid for f ihs  grom at our laboratory [50]. In the 
transmission electron microscopy (TEM) patterns of 1800A and 600A thick d pc-Si:H 
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films, patterns with sharper rings are obtained for the thicker film [SOI. This indicates a 
better structural quality for the 1800A thick film compared to 600A thick film. Based 
on above observations, a preliminary growth mode1 for pc-Si:H deposition process can 
be extracted. 
It is well known that the hydrogen dilution - unlike other dilution gases (such as 
He or Ar) - slows down the growth rate [38 - 491. This is due to the etching property of 
hydrogen radicals in the plasma. Even without the hydrogen dilution, the plasma 
contains hydrogen radicals created by the dissociation of the source gases (Le. S a  and 
PH3). Therefore, at the growing surface of a-Si:H film, both etching and deposition 
occur. The total rate of film growtl?, R, cm be expressed as 
where D is the rate of deposition and E is the rate of etching. 
The rate of deposition can be divided into two parts 
where cl and a/ are unitless coefficients for depositions which leads to crystalline and 
amorphous bonds between silicon atoms, respectively. Similady, the rate of etching can 
be written as 
where c2 and ai are coefficients for fractions of etched crystalline bonds and amorphous 
bonds, respectively. Without the hydrogen dilution, the deposited film is amorphous, 
which can be achievd under any of the following three conditions. 
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Above coefficients can only be determhed experimentally, but reasonable assurnptions 
(based on the existing data fiom the experiments in the previous sections) can simpli& 
the case. With the hydrogen dilution, the total deposition rate is reduced to -25% (see 
Table C. 1). This can be easily explained by the increased rate of etching process due to 
the extra hydrogen radicais in the pIasma. The total rate of film growth with hydrogen 
dilution, R ', is then 
where E' represented the additional etching rate. The total deposition rate with 
hydrogen dilution is still a positive quantity (see Table CA). Thus, 
and since R ' = 0.2SR, 
which leads to 
The exact chernical balance equations in the plasma are still not discovered. Equations 
2.20 - 2.22 are only qualitative observations based on the experimentai data. But the 
rough approximation stated in Eq. 2.22 suggests that the dominant tenn in Eq. 2.1 1 is D. 
Then, among the three conditions fkom Eqs. 2.16 - 2.1 8, the most likely case is Eqs. 
2.16 and 2.17. In other words, without the hydrogen dilution, the gown silicon film is 
amorphous in nature mainly because most incoming radicais fom amorphous bonds at 
the surface at deposition temperature of 260°C (see Table C.1). But no information can 
yet be extracted about the coefficients for etching (i.e. c2 and a*). 
With hydrogen dilution, the film grows to contain microcrystalline grains. The 
additional etch rate, E ', in Eq. 2.19 can be broken down to 
where CJ and a3 are coefficients for fiactions of etched cslçtalline bonds and arnorphous 
bonds, respectively. Using above two equations and Eqs. 2.12 - 2.15, Eq. 2.19 can be 
rewritten as 
Again, the exact plasma chernical balance equations are w t  known. But since the 
additional hydrogen atoms are mixed with the hydrogen radicals from the source gases 
in the gaseous state in the plasma chamber, 
c2 = c3, a2 = a3. (2.26) 
Then Eq. 2.25 becomes 
Let 
E N = E + E ' .  
Eq. 2.27 can be simplified to 
In Eq. 2.29, microcrystalline film c m  be deposited if and only if the following 
conditions are satisfied. 
(cl + al)D > (c2 - a2)Em and 
The condition stated in Eq. 2.30 ensures that the film is deposited, not etched. This 
equation is essentially reinforcing the condition set in Eq. 2.20. If the inequality is 
reversed, the result would lead to plasma-etching. In fact, this plasma-etching process is 
canied out in industries (with pure Hz as etching gas) where the surface requires 
cleaning. This will be mentioned again in Chapter 3 of this thesis. The condition stated 
in Eq. 2.31 ensures that the effective net deposition rate of crystalline silicon bonds is 
greater than that of amorphous bonds. 
The condition in Eq. 2.30 is always satisfied at al1 deposition temperatures, T D ~ ~ .  
However, the condition in Eq. 2.3 1 is violated as the deposition temperature increases to 
400°C as seen in Figs. 2.2 - 2.7. There are three possible ways for Eq. 2.31 to be 
satisfied: 
Unforhmately, al1 coefficients in Eq. 2.31 can be temperature dependent. Thus, al1 four 
tems in Eq.2.3 1 can be a fûnction of deposition temperature. It is, therefore, not easy to 
determine how the inequality is satisfied at 200°C but violated at 400°C. But m e r  
analyses can be carried out by observing each term in Eq. 2.3 1 individually. 
The a2E" term represents the rate of amorphous silicon bonds being etched. 
Consider a silicon atom with a strained amorphous silicon bond to the surface. For 
simplicity, assume that d l  other three valence electrons are bonded with hydrogen 
atoms. If there is a fiee valence electron in the silicon atom, the incorning hydrogen 
atom is more likely to bond to that electron. The mechanism of hydrogen etching is 
illustrated in Fig. 2.9a). Sunilarly, the hydrogen etchhg process of a stable silicon- 
silicon bond is illustrated in Fig. 2.9b). The plasma chamber is highly diluted with the 
CHAPTER 2. THIN FILM TRANSISTORS (TFTs) 
(a) 
. . 






. . . . :  
. . . . . . 1 1 Strong Si-Si bond . . Week Si-Si bond j Unpaired Si valence electron 
Figure 2.9: The etching mechanisms of hydrogen atoms in the 
microcrystalline growth process. (a) Etching of unsbble and strained 
Si-Si bond. (b) Etching of a stable and strong Si-Si bond. 
hydrogen gas (100:l). It is, therefore, apparent that not al1 hydrogen atoms aniving at 
the surface etch a silicon atom. Only a small fiaction of hydrogen atoms that arrive at 
the growing surface have enough energy to break the silicon bonds. This would explain 
why the fiIm still gets deposited, not etched, even at such high hydrogen dilution ratio. 
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Figure 2.10: Layer-by-layer deposition of microcrystalline films. The 
process is repeated between deposition cycle and etching cycle. The 
result is a microcrystalline film fiom the very initial layer. 
It is also reasonable to assume that the energy required to etch a strained week 
amorphous Si-Si bond is lower than the energy needed to break a stable strong Si-Si 
covalent bond. This assumption appears to be valid in the layer-by-iayer deposition 
experiment in which a few mono-layers of Si are deposited followed by subsequent 
pure hydrogen plasma treatment at the surface [47]. By repeating this deposition- 
etching cycles, a cornpletely microcrystallhe silicon film cm be deposited (Fig. 2.10). 
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Figure 2.1 1: The deposition mechanisms in the growth of 
microcrystalline silicon films. (a) An inception of a silane radical 
which leads to a stmng and stable Si-Si bond. (b) An inception of a 
silane radical which leads to an unstable and s h e d  Si-Si bond. 
The deposition mechanisms of silicon atoms are illustrated in Fig. 2.1 1. It is 
believed that the most usefil radical for deposition is S a 3  1341. However, al1 silane 
radicals cm contribute to deposition. For simplicity, in Fig. 2.1 1, dl incoming radicals 
are represented by Si-H. These incoming radicals have a tendency to bond with a silicon 
atom at the growing surface, allowing the hydrogen atoms to form a stable H2 molecule 
and leaving a strong stable Si-Si bond at the surface (see Fig. 2.1 la). But when most of 
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the hydrogen atoms have evaporated fiom the growing surface due to the high 
deposition temperature, the hydrogen atom of the incoming radical has to depart fiom 
the weak strained Si-Si bond as an ion or it gets incorporated in the Si network causing 
the film to be amorphous. This also explains why at higher deposition temperature the 
hydrogen content in the film is higher as seen in Fig. 2.5. 
Based on above analyses, the following conclusions can be extracted: 
1. The hydrogen dilution etches more arnorphous Si bonds than 
crystalline bonds. a2 > cz 
2. Even with the hydrogen dilution, the deposition rate is higher than 
the etch rate. D > E' > E 
3. At low deposition temperatures (-200°C), the hydrogen atoms 
form a hydrogen molecule leaving a strong Si-Si bond at the 
surface. At hi& deposition temperatures (400°C), most hydrogen 
atoms evaporate fiom the growing surface which can cause the 
unpaired hydrogen atoms to be incorporated in the film. al o TkP, 
and cl a I/TDeP 
4. Microcrystallization happens if and only if (cl + a1)D > (c2 - a2)Em 
and (clD - czE ") > (alD - a2E") are satisfied. 
The conclusions stated above are based on the qualitative observations fiom the 
experiments. In order to mode1 the coefficients, al, a2, cl and ci, many more 
experiments need to be carried out. But the statements above should be able to provide a 
concrete foundation for fùrther investigation of the rnicrocrystalline film growth. 
238 TFT Performance Improvement 
The n+ pc-Si:H film deposited at low temperature was used to reduce contact resistance 
in the source and drain regions of the TFTs. The conductivity of nC pc-Si:H fih is 
higher than that of n' a-Si:H film due to a higher degree of crystallïnity and a higher 
doping efficiency (see Fig. 2.6). The improvement of the TFT performance was verified 
by depositing TFTs with different contact layers in the source and drain regions and 
comparing the electricd properties. Figure 2.12 shows the transfer characteristics of the 
TFTs deposited with 200°C n pc-Si:H, 260°C n pc-Si:H and 260°C n+ a-Si:H films as 
contact layers. The electrical experiments were conducted in a shielded metal box using 
Keithley source measure units (SMUs mode1 236) whose resolution is 10fA. For each 
group, four samples were tested. The scatter in the measurements among the group was 
less then 5%. The thickness of the contact layers in al1 of these TFTs was 50n.m- 
Compared to the TFT with 260°C n+ a-Si:H film, the TFT with 200°C n+ pc- 
Si:H shows suppressed leakage current in the low gate bias region. This effect is 
explained by reduced degree of diffiision of the phosphorous atoms at lower 
temperature 1371. However, there can be a second explanation for the lowered leakage 
current in the TFTs with low temperature n+ pc-Si:H films. Section 2.3.7 already 
mentioned that the hydrogen in the PECVD plasma have a tendency to etch the film at 
the surface. Section 1.5.3 also mentioned that the surface of the silicon layer is almost 
instantly covered by gas molecules fiom the ambient atmosphere before the wafers are 
loaded in the vacuum chamber. The use of hydrogen dilution to grow microcrystalIine 
films has a side effect of cleaning this undesirable layers at the surface by the means of 
plasma cleaning. The gas molecules that are attacheci to the surface get etched off by the 
hydrogen plasma, which removes the defect states at the surface. The subsequent film 
deposition on such a clean surface results in superior interface quality, leading to a low 
device leakage current. 
When the gate is in the positive bias region, the TFT with 200°C n' pc-Si:H film 
showed improved sub-threshold dope due to reduced contact resistance in the source 
and the drain regions of the TFT. From the measurement data, the sub-threshold slope 
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Figure 2.1 2: Transfer characteristics of TFTs fabricated with 200°C d 
pc-Si:H, 260°C n+ pc-Si:H and 260°C n+ a-Si:H films as contact 
layers 
of the TFT with 260°C d a-Si:H film was extracted to be 0.58V/dec, whereas that of 
the TFT with 2OO0C n+ pc- Si:H fiim was 0.47Wdec. Between the TFTs deposited with 
200°C n+ pc-Si:H and 260°C n pc-Si:H films, the difference in device characteristics 
was ahost negligible. In fact, the sub-threshold slope of the TFT with 260°C n' pc- 
Si:H film was also 0.47Wdec. This corresponded to the resistivity values of n+ pc-Si:H 
as a function of the deposition temperature shown in Fig. 2.6. 
The dotted line in Fig. 2.12 represents the simulated values fiom Eq. 2.9. This 
curve appears to be in a reasonably good agreement with the measured TFT on-current 
characteristics. The small discrepancy could be due to the fact that the field efféct 
mobility of the transistor is w t  as high as it was assurned to be in section 2.1. 
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According to the measured current-voltage charactenstics, the TFT with 200°C n+ pc- 
Si:H film as contact layer appears to have -0.9 cm2/Vs. 
In conclusion, the n+ pc-Si:H film deposited at a low temperature (-200°C) has 
a higher degree of crystallinity than that of films deposited at a higher temperature 
(400°C). And the TFT fabncated with this low temperature pc-Si:H film shows 
improved device charactenstics. 
2.4 Alumioum Gate Metallization 
2.4.1 TFT Gate Metals (Mo, Cr, Cu or Al) 
While the demand for displays and image sensor arrays with larger area and higher 
pixel integration is increasing, there remain several fundamental scaling issues 
associated with gate (and hence, interconnect) metallization of inverted-staggered 
hydrogenated amorphous silicon (a-Si:H) thin film transistors (TFTs) in the active 
matrix [8, 14, 161. Presently, hi& rehctory metals such as molybdenum (Mo) and 
chromium (Cr) are employed. Although these are stable materials, their high resistivity 
results in RC gate delays that impose consbaints on the array size 18, 22, 261. High 
conductivity metds such as copper (Cu) and aluminum (Al) are highly desirable, but 
their use is generally constrained by process considerations. Copper typically suffers 
nom poor adhesion to glas  and reacts with silicon and other PECVD films. These 
problems are typically overcome, although at the cost of increased process complexity, 
by depositing the Cu on indium tin oxide (FTO) coated glass for increased adhesion [5 11 
or through self-passivation of the copper surface with Cu2O3 to avoid reactions during 
the PECVD process 1521. 
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2.4.2 Motivation for Studying Aluminum Gate TFT 
Although its resistivity is higher than that of Cu, AI adheres to glass substrates much 
better [53, 541. More irnportantly, Al constitutes a mature process technology that is 
routinely used in VLSI. However, Al can s e e r  fiom the problems with hillock 
generation induced by subsequent process steps that are relatively high in temperature 
[53, 541. In TFT fabrication, these include plasma-enhanced chernical vapor deposition 
(PECVD) of amorphous sificon nitride (a-SiN:H) dielectric and a-S i rH active layers. 
The presence of hillocks, which will be observed in the TFT samples considered in this 
section, increase the leakage current and reduce the field effect mobility. Furthemore, it 
can potentially lead to short-circuits between TFT terminais and interconnects. 
Although hillock formation can be rninimized by passivating or capping the Al surface 
with a mechanically hard metal layer 1531, using relatively low resistivity Al alloys [54, 
55, 561, or anodizing the Al at room temperature prior to deposition of the PECVD 
films [57, 581, these solutions requite additional processing steps associated with 
lithography, deposition, and annealing, thus adding to process complexity and cost. 
It is well known that hillock formation depends on the film's microstructure and 
its thermal processing conditions [53 - 581. The microstructure, to a large extent, can be 
controlled through carefid selection of parameters associated with the sputter deposition 
process, and thus warrants a systematic characterization. This constitutes the focus of 
this work. Here, the sputtering deposition conditions for the Al gate metal are varied in 
terms of deposition tempetahue, process pressure, and DC power, and the performance 
of correspondhg TFTs are compareci in terms of leakage current and field effect 
mobility. 
2.4.3 Surface SEM 
To investigate surface morphology, Al fiims of thickness l5On.m were deposited on 
Cornhg 7059 glas substrates by DC rnagnetron sputtering under different deposition 
conditions (Table 2.2). Al1 of the films were subsequently annealed at 260°C for 12 
hours to maintain consistency with the PECVD processes pertinent to TFT fabrication. 
Fig. 2.13 shows SEM micrographs of the Al surface for deposition temperatures of 
150°C, 100°C and 30°C (room temperature), respectively. Here, the process pressure 
and the power were fïxed at 10mTorr and 400W, respectively. 
IAlI 30,10O,and150 1 5, 10, and 20 1 200,300, and 400 1 
Table 2.2: Deposition parameters of Al films deposited as the gate 
DC Power (W) Substrate temperature (OC) 
With films deposited at 150°C, one can observe the charactenstic appearance of 
Process pressure (mTorr) 
tapered grains with domed tops, which are separated by voided boudaries [59]. This 
appearance is not as ciramatic with films deposited at 100°C, although no significant 
reduction in void density is observed. However, films deposited at 30°C show a far 
smoother surface, as well as a significant reduction in the grain size. More importantly, 
it is observed that the boundaries are densely packed with no visible voids. 
To investigate the likelihood of hillock formation in these fiims, another set of 
films was deposited at different process pressures. Fig. 2.14 shows the SEM 
micrographs of Al films deposited at process pressures of SmTorr, IûmTon; and 
20mTorr, with the deposition poww fixed at 400W. Here, a decrease in grain size with 
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Figure 2.13: SEM micropphs of the Al fiims deposited at (a) 150°C, 
(b) 100°C, and (c) 30°C, and subject to thennal annealing at 260°C for 
12 hours. The process pressure and power were fked at lûmTorr and 
400W, respectively. 
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Figure 2.14: SEM micrographs o f  the Al films deposited at (a) 
SmTorr. (b) lOmTorr, and (c) 2ûmTorr. and subject to thermal 
annealhg at 260°C for 12 hours. The deposition temperature and 
power were fked at 30°C and 40W, respectively. 
Figure 2.15: SEM micrographs of the Al films deposited at (a) 200 W, 
(b) 300 W, and (c) 400 W, and subject to thermal annealing at 260°C 
for 12 hours. The process pressure and temperature were fixed at 
SmTorr and 30°C, respectively. 
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decreasing process pressure is observed. In particular, films deposited at SmTorr show a 
dense array of arbitrarily defined grain sizes with densely packed boundaries. 
Maintaining the same process temperature, films under different sputhng 
power - but at a low process pressure (SmTorr) - were deposited in order to observe 
possible changes in film morphology. Fig. 2.15 shows SEM micrographs of Al films 
deposited at 200W, 300W and 400W, respectively, with the deposition temperature and 
the process pressure fixed at 30°C and SmTorr. Here, it is observed that the surface of 
films deposited at 300W were smooth and free fiom the pinholes or voids, as compared 
to the samples deposited at 2OOW or 400W. 
Figs. 2.13, 2.14 and 2.15 show that the conductivity of the fiIm is higher when 
its grain size is larger. This is due to the fact that inside the grains the Al atoms fom a 
crystalline structure. When the grain size is small, as seen in Figs. 2.15a) and 2.15b), the 
Al film is mostly amorphous, which leads to lower conductivity. The variation in 
conductivity of Al films in Figs 2.13 through 2.15 is similai- to that of microcrystalline 
silicon in section 2.2.7. The only clifference is the growth mechanism of the Al film and 
pc-Si:H film. For pc-Si:H films, crystallization happens due to the etchhg property of 
the hydrogen dilution. In Al deposition, the crystallization is highly dependent on the 
kinetic energy of the incoming atom at the growing sudace. The kinetics of the PVD 
deposition process was briefly discussed in Chapter 1. It will be considered again when 
the deposition conditions of Mo films are discussed in Chapter 5. 
2.4.4 Intrinsic Film Stress 
Ail films, regardless of the deposition process method, possess intrinsic thin film 
stress. The fiim stress is discussed in Chapter 5 in more detail. Al metd is a very 
flexible metal, and thus, it does not have severe film stresses. The Ai gate films 
deposited in this work showed mal1 film stress in magnitudes ranging fiom 5.69MPa to 
98MPa (Table 2.3). The film stress was measured using Ionic Systems Stressgauge 
(Fig. 5.8). The experimental setup is described in section 5.3. For these experiments, the 
Al films were deposited on hKo different wafers for each deposition condition. A total 
of seven readings were taken for each wafer. Among al1 the readings, the measurement 
scatter was less than 2%. The values in Table 2.3 are the average of al1 the readings. In 
al1 cases, the intrinsic stress in Al films becarne more tensile (or less compressive) after 
annealing at 260°C for 12 hours. The compressive stress, caused by ion bombardrnent 
during the deposition, is believed to be relaxed during the annealing period, which may 
lead to a rougher surface profile. This is discussed in the followhg section. The film 
stress measurement technique is discussed in Chapter 5 of this thesis dong with the 
intrinsic film stress data of other films. 
2.4.5 Surface Roughness 
Based on the hdings fiom the prelimuiary SEM surface morphologies, three Al films 
nom Table 2.3 were re-fabricated so that further investigation of the degree of surface 
roughness in Al gate metals could take place. The surface atomic force microscope 
(MM) images were obtained by nomcontact mode on these films. To observe the 
hillock formation, the AFM imaging was done on the samples before and after the 
annealing at 260°C. In al1 results, both area arithmetic (Ra) and root rnean square 
(RMS) roughness values are given. The scan area was 7 p  x 7pm. k e  were 512 
h e s  per image. The vertical resolution was SA. 
Each of the samples was presented in two different styles, namely top view and 
3-D view. The top view was useful for studying the shape of the surface features 
whereas the 3-D view was helpful for understanding the height information (surface 
roughness). 
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Film stress after 
annealing 
W a )  
Table 2.3: Intrinsic stress of Al films deposited at various deposition 











Shown in Figs. 2.16 a) and b) are the AFM images of the Al gate film deposited 
at the process temperature of 150°C, with a pressure of i0mTorr, and a DC sputterhg 
power of 400W. As it can be expected fiom the SEM image in Fig 2.13a), the sudace 
was very rough and the RMS value was 76.9nm, which was higher than the thickness of 
the active channel layer (50nm). The 3-D image displays very large grain features. The 
surface roughness information of the same film d e r  annealing at 260°C for 12 hours is 
shown in Figs. 2.16 c) and d). As it was predicted fiom the intrïnsic film stress data in 
section 2.3.4, after the annealing, the sdbce  became rougher (RMS: 82.8n.m). In Table 































As it was already shown in Fig 2.13, the deposition temperature has a strong 
effect on the surface roughness. Fig. 2.14 demonstrates that the deposition pressure also 
plays an important role. Shown in Fig. 2.17 are the AFM images of the Al gate film in 
Fig 2. Ma) (deposition temperature: 30°C, pressure: SmTorr, and DC sputtering power: 
400W) before and after the annealing. One observation was that the grains on the 
surfaces were much smaller in size. Just as in Fig 2.16, the degree of roughness 
increased slightly after annealing fiom the RMS value of 4.8nm to 5.4nrn. 
The AFM images of the best film fiom Fig. 2.15 (deposition temperature: 30°C, 
pressure: SmTorr. and DC sputtering power: 300W) are shown in Fig. 2.18. Before 
annealing, the surface roughness was RMS = 2.6nm. However, after annealing. the 
RMS increased to 3 . 6 ~ 1  as a result of hillock formation. 
To investigate the impact of gate surface morphology on TFT performance, 
TFTs were deposited on these Al gate films. The following sections will discuss the 
effect of surface roughness on the device perfomance. 
2.4.6 Gate/Gate Dielectrk Interface (Cross-Section SEM) 
TFTs with Al gate metalkation were fabncated and characterized for their current- 
voltage and transfer charactenstics. In this section, before the completion of the TFT 
fabrication, the gate metal and gate insulator interface must be discussed. For 
comparisons, the two extreme ends of Al gate metallization spectrum will be presented. 
Figure 2.19 shows SEM cross sections of the gatehsulator interface of TFTs fabricated 
at the deposition conditions of 150°C, lOmTorr and 400W. The Al gate film in this 
figure is also presented in Fig. 2.13a) and Fig. 2.16. Here, the degree of roughness 
seerns to agree with that presented in earlier figures. As one can clearly see, the gate 
dielectric layer (a-SiN:H) deposited by CVD process, follows the surface profile of the 







Figure 2.16: AFM images of Al gate film deposited at 150°C, 
lOmTorr, and 400W - before annealing a) top view, b) 3-D view and 







Figure 2.17: AFM images of Al gate film deposited at 30°C, SmTorr, 
and 400W - before annealing a) top view, b) 3-D view and after 






RMS: 3 . 6 ~ 1  
Figure 2.18: AFM images of Al gate film deposited at 30°C, SmTorr, 
and 300W - before annealhg a) top view, b) 3-D view and after 
annealhg at 260°C c) top view, d) 3-D view. 
gate metal. The active channel layer wiU be deposited on top of this rough gate nitride 
surface. 
Figure 2.20 shows the cross-section SEM of the Al gate film at the other end of 
the spectnun of surface roughness deposited at 30°C, SmToa and 300W. Again, the 
degree of roughness shown in this figure is comparable to those seen earlier in Fig. 
2.15b) and Fig. 2.18. The interface between the Al gate metal and the gate dielectric is 
sharp and srnooth, allowing the gate dielectric to have a very smooth surface. 
Further TFT fabrication steps were camed out in order to compare the device 
performance. In section 2.4.7, the TFTs with gate films in Figs. 2.19 and 2.20 will 
compare the device leakage current, the shifi in the threshold voltage, and the mobility. 
Figure 2.19: Cross-section SEM image of Al gate and gate dielectric 
interface. Al gate metal was deposited at 150°C, lOmTorr and 400W. 
Figure 2.20: Cross-section SEM image of Ai gate and gate âielectric 
interface. Al gate metal was deposited at 30°C, SmTorr and 300W. 
2.4.7 TFT Performance Cornparisons 
As shown in Fig. 2.21, a TFT with Al gate metal deposited at 150°C/10mTorr/400W, 
yielded a significant degradation in leakage current (-lpA) and mobility (0.77cm2~s). 
The reasons for the degradation are clear, based on observations of the cross-section 
SEM (see Fig. 2.19). Here, one cm observe a high surface roughness of the a-SiN:H 
gate insulator, and hence the TFT channel, which is caused by hillock formatioa on the 
Al gate. Note also that the correspondhg shiA in threshold voltage is large. The stability 
behaviour (& vs. VGS) for different time durations of elecîricd stress is shown in Fig. 
2.22. The square root of the transistor saturation cturent, ~ I M ,  (see Eq. 2.8) as a 
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hc t ion  of applied VGS, when VGS = VD~,  can be used to extrapolate the threshold 
voltage of the TFT. This serves as a measure for the metastable shifi in threshold 
voltage with extended bias durations. After one-hour bias stress of +25 V applied to the 
gate, the shift in threshold voltage is AVr - 5 V. For this Al gate film, four devices were 
sampled. The scatter in the measurement was within 10%. 
In contrast, the transistors with gate metallization deposited at 
30°C/5mTorr/300W (fiom Fig. 2.20) show a low leakage current (-1 O f A  at low Vm), 
an ON/OFF current ratio better than los, and a mobility of 1.0 crn2/Vs (see Fig. 2.23). 
These values are comparable to those reported for TFTs with anodized Al gate [57]. In 
these transistors, the shifi in threshold voltage is A VT - 2.3 V- 
The iarge shift in threshold voltage in Fig. 2.22 can be attributed to the metastability in 
the active a-Si:H layer induced by large (and perhaps even singular) locaiized electric 
fields stemming from surface non-unifomiity in the channel. The same reasons hold 
tme for the high leakage cment in Fig. 2.2 1. Large localized electric fields in the active 
region, stemming either fiom surface non-uniformities or applied bias (large Vm), lead 
to an electric field dependent Frenkel-Poole type c h e r  generation in the active region 
[60]. Thus, the leakage current increases with increasing interface roughness as well as 
high reverse gate voltages. The field effect mobility in these transistors, retrieved kom 
the associated transfer characteristics, clearly shows the impact of surface roughness on 
mobility degradation. For this Al gate film, eight devices were sampled. The scatter in 
the measurement was within 5%. 
In conclusion, Al films can be used to replace the Mo films as the gate metal of 
the TFTs. To minimize the surface roughness stemming h m  the Hillock formation, al1 
deposition parameters have to be fine-tuned. In this work, it was demonstrated that a 
smooth (RMS = 3.6m) Ai gate film can be achieved by carefully selecting the 
deposition temperature, the pressure and the sputtering power. For the sputtering system 
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Figure 2.21: Transfer characteristics of a TFT fabricated with Ai gate 
metal in Fig. 2.19. 
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Figure 2.22: Shift in threshold voltage of a TFT fabricated with A l  
gate metal in Fig. 2.19. 
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Figure 2.23: Transfer characteristics of a TlT fabricated with Al gate 
metal in Fig. 2.20. 
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Figure 2.24: Shift in threshold voltage of a TFT fabricated with Al 
gate metal in Fig. 2.20. 
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that was used for this work, the deposition parameters are: temperature = 30°C, process 
pressure = SmTorr, and DC sputtering power = 300W. 
Another notable observation made fiom this work is the variation in the Ai film 
resistivity. Al films are most often used as the final metal for integrated circuits. In this 
case, the surface roughness is not as important. The final metallization is used as the 
interconnects between different nodes in the integrated circuits. For this purpose, low 
resistivity is highly desirable. Again, the deposition parameters of Al films should be 
chosen so that the grain sizes are large, and hence, the film resistivity is low. For the 
PVD chamber used for this work, this condition is best achieved (p = 2.8pQ-cm). when 
the deposition temperature is 150°C, process pressure = LOmTorr, and DC sputtering 
power = 400W. 
Chapter 3 
Leakage Current of Mola-Si:H Schottky 
Diodes 
The x-ray detection mechanism in this project is based on the photoelectric effect of x- 
ray photons with the heavy metal. The x-ray generated charge is stored in the intemal 
pixel capacitance. Thus, it is important that the leakage current of the Schottky diode is 
small so that the collected charge is not dissipated until it is transferred to the data line 
by the TFT. Schottky interfaces are well known for inconsistency. This work was 
started in order to investigate the Schotw diode leakage current behavior. 
3.1 Large Variation in Schottky Interface 1-V 
C haracteristics 
As expected, the Schottky diodes deposited for this work showed a large variation in the 
1-V characteristics. Shown in Fig. 3.1 is one of the mask designs created just for this 
work. Al1 devices in this mask are Schottky diodes. The dimensions of al1 devices are 
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Figure 3.1 : A mask layout for Schottky diode leakage cment studies. 
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1 Device 2 1 Radius = 2 5 0 ~  I 
Width = 6 0 0 ~  
Height = 3 0 0 ~  
1 Device 4 / l 0 0 p  x 1OOpm n 48 (nwnber of diodes) 1 
1 Device 5 1 5 0 p  x 5 0 p  x 48 (number of diodes) 1 
r ~ L i ~ ~  6 / ~6~ xZ6 48 (number of diodes) 
Table 3.1 : Dimensions of the devices in the mask layout shown in 
Figure 3.1. 
listed in Table 3.1. In the devices 4 to 6, 48 Schottky diodes of the same geometries 
were connected in parallel. M e r  the 1-V characteristics were recoded by Keithley 
SMUs, the curve was divided by the number of devices. This had to be done because 
measuring the leakage current of very small devices can be difficult with the SMUs' 
measurement resolution of 1 OEA. 
The current density of a number of devices of type 1 is shown in Fig 3.2. As one 
can notice very easily, there is a large variation in the leakage currents of the Schottky 
diodes (among oniy seven samples). These diodes are al1 nom the same wafer. The 
magnitude of the difference in the leakage current fiom one device to another can be as 
large as one order. Also, the dope of the leakage current as a fûnction of the reverse 
bias can be very different from one device to another. The rest of the devices (2 to 6) 
show roughiy the same variations. It is, therefore, unscientific to compare the 
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Figure 3.2: Current density of device 1 (Schonky diode) in Fig. 3.1. 
characteristic of just one device to those of another to extract conclusions. From ihis 
point on, al1 leakage current wiii be an average of many devices. Due to the wide 
variation of the Schottky interface, minor details are not to be rigorously discussed. 
OnIy the outstanding deviation fiom the nom will be addressed. 
C W T E R  3. LEAKA GE CUURENT OF Mo/a-Si:H SHOTTKY DIODES 
3.2 Modified Schottky Diode Fabrication Process 
The old Mo/a-Si:H Schottky diode fabrication was a 4-mask process. This process was 
modified to be a 5-mask process. In the old process, the silicon layers underneath the 
top metal bond pad were not etched out by KOH solution (see Fig 3.3). In terms of 
fabrication process complexity, this old process was easier to fabricate. However, this 
process has the following issues. After opening Ma (contact windows) with mask 4, the 
wire bonding has to be done on 500n.m think Mo (top electrode) and lOOnm thin Cr 
(bottom electrode). Both are heavy metals, which makes it difficult for the bonding wire 
to strike and make a firm contact on. Also, when characterizhg for leakage current, the 
extra Schonlcy interface under the bonding pad wiil also contribute some current. To 
recti@ these issues, a new 5-mask fabrication sequence was developed (see Fig 3.4). In 
this new fabrication process, mask 2 patterns only the detection area, not the top metal 
bonding pad. After the protection nitride was pattmed on the top metal, the wafer was 
dipped into KOH solution. This wet etching step removes the silicon layers fiom the 
entire wafer except for the areas directly under the protection nitride. Then, mask 4 
opens contact to the top metal, and fïnaiiy mask 5 patterns the final metal, Al. This 
process allowed the wire bonding to be done on Al film, not on heavy metals. The 
detection area was then exactly what was defined by mask 2. Mask 5 for patteming ha1  
metal was not reaily an extra mask when this process was integrated with the TFT 
process for fabricating pixels. In pixel fabrication, as it will be shown in Chapter 4, the 
nnal metal for both TFTs and Schottky diodes can be deposited at the sarne tirne. 
In an attempt to compare the device performances of the two fabrication 
processes, these two different structures were deposited such that there are many 
Schonky diodes connectecl in parallel. The mask designs for this work are in Appendix 
A (See Figs. A.3 and A.4). For the old process, 35 diodes were comected in parallel. 
Figure 3.3: Old fabrication sequence of mo/a-Si:H Schottky diodes, 
adapted nom 1331. 




Figure 3.4: New 5-mask Mo/a-Si:H Schottky diode fabrication 
sequence. 
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Figure 3.5: Cornparison of the current density of Schottky diodes, 
fabncated with the old Cmask process and the modified 5-mask 
process. 
The area of the diodes was 2 û û p  x 2 0 0 p .  But, as mentioned before, there was an 
extra Schottky interface area in this design. The extra area preserved for wire bonding 
was 8 0 p  x 8 0 p  (see Fig. A.4). There was also an area of 4 0 p  x 4 0 p  which was 
used to connect the bonding pad to the detection area The total extra Schottky interface 
area was then 8000pm2. niis area was not included in the calculation for current 
density. Compared to the performance of the diodes of the new process, whose Schottky 
interface area was exactly 2 0 0 p  x 2 0 0 p ,  it showed slightly higher leakage current 
(Fig. 3.5). In the new Schottky diode process, 48 diodes were connected in parallel (see 
Fig A.3). In both processes, since many diodes were connected in parallel, and the yield 
at the university laboratory was not very hi&, hding  a working die was not easy. The 
curves in fig. 3.5 were the averages of 8 different dies of the old and the new processes, 
each containing 35 and 48 diodes in one die, respectively. 
3.3 Scaling the Device Sue 
The average value of many S c h o w  diodes fabricated with the new process showed 
lowered leakage current, compared to that of diodes fiom the old process (Fig. 3.5). 
However, due to the wide variation in leakage current of the Schottky interface, as seen 
Fig. 3.2, it was not adequate to draw conclusions from just one experiment. 
To better understand the leakage current behavior of Schottky diodes, another 
measurement was made. The leakage currents of devices 4, 5 and 6 in Fig. 3.1 were 
measured and compared with that of the diode in Fig. 3.5. Al1 diodes used in this 
measurement were fabricated with the new modified process. Figure 3.6 shows the 1-V 
characteristics of these diodes with different sizes. Finding workiog devices whose 
dimensions were smaller than l O O p  x l O O p  was even more difficult due to the low 
yield. In this measurement, for the devices smaller than tOOp x 1 0 0 p ,  only 4 
different dies were averaged. 
The l O O p  x 100pn Schottky diode was showing very sïmilar behavior to that 
of the 2 0 0 p  x 2 0 0 p  Schottky diode. As the device size became smaller, a deviation 
h m  the nom was obsewed. In the case of the 50pm x 50pm diode, the leakage current 
started to increase drastically h m  roughty -IV bias voltage. This effect was more 
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Figure 3.6: Leakage current density of the Schottky diodes with 
di fferent dimensions. 
prominent for the diode whose dimensions were 2 6 p  x 26p. This ciramatic increase 
in the leakage current was too large to be considered part of the usual variation in the 
Schottky diodes. Also, the inverse correlation between the size of the diode and the 
increase in the leakage current suggested that it was unlikely to be just a simple 
experimental error. The strong dependence of this leakage curent to the reverse bias 
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Peripherylarea ratio (p-l) 
Figure 3.7: Leakage current density as a Wction of peripherykea 
ratio (pnUn"). 
voltage indicated that the devices had tunneling characteristics. Al1 diodes were 
fabricated in the same fabrication process. Al1 films were deposited in the sarne CVD 
and PVD processes. They should have the same Schottky barrier height. Then, the only 
ciifference in these diodes was the penphery to area ratio. Shown in Fig. 3.7 is a plot of 
the leakage current density as a fùnction of peripherylarea ratio. Five points (-IV - -3V) 
nom the reverse bias range are presented. When plotted against the logarithmic scale of 
the curent density, the periphery to area ratio appears to have a relationship which 
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follows a straight Iine. Extrapolahg from the straigbt lines in Fig. 3.7, one conclusion 
is that the leakage current density generated by the Schottky interface only (assuming 
that the interface is ideal) is approximately -IO-' A/crn2. Again, the step dependence of 
the leakage current to the reverse bias voltage suggests that for small devices with hi& 
peripherylarea ratio the dominant conduction mechanism is tunneling. The transport 
mechanism wilI be discussed further in the following section. 
This rapid increase in leakage current as a fùnction of reverse bias voltage does 
not occur in large devices. Also shown in Figure 3.6 are the current density curves of 
devices 1, 2 and 3 fiom Fig. 3.1. The curves in this figure are the averages of eight 
devices of the sarne kind. Table 3.2 lists the area, the penphery and the peripherykuea 
ratio of al1 the diodes in Figs. 3.6. 
square 1 7OOp x 7 0 0 ~  1 490,000 1 2,800 1 0.00571 
. Shape dimensions 
Circle 














height = 3 0 0 p  
Table 3.2: The penphery to area ratio of the Schottky diodes in Figs. 
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3.4 Transport Mechanisms across Mola-Si:H Schottky 
Barrier 
A Schottlq barrier junction includes an abrupt termination of the semiconductor crystal. 
The silicon surface contains interface states due to incomplete covalent bonds, which 
c m  lead to trapped charges at the metal-semiconductor interfaces (Fig. 3.8). In addition 
to these interface states, the boundary between the metal and the silicon is not 
atomically sharp. There are a few monomolecular layers at the interface that are neither 
metal nor silicon. Furthemore, because the wafer is brought out fkom a vacuum 
chamber to the atmosphere after silicon layers are deposited, -20A thick native oxide 
forms on the surface. Electrons will have to tunnel through this thin layer, which affects 
Figure 3.8: Energy band diagram of Schottky interface. The interface 
states at the Schottky barrier are caused by abrupt termination of the 
silicon bonds. This is an intrinsic property of the Schottky interface. 
The barrier to curent transport through the junction. Thus, the Schottky interface 
exhibits poor reproducibility compared to the p-i-n interfaces. This property of the 
Schottiq diode will be M e r  discussed in Chapter 3 as a discrete device and in 
Chapter 6 as in a fixed pattern noise within an array. 
Despite the disadvantage of poor reproducibility of the Schotm interface, using 
Schottky diodes in pixels to detect x-rays has an advantage over using the p-i-n diodes. 
When an energetic electron is generated by absorption of an x-ray photon and ejected to 
the depletion layer of silicon, there can be a large gain due to the high energy of the 
electron. The energy of electron, E ,  is 
Ee= Ehv- Eb (3.11 
where Eh, is the energy of photon and Eb is the electron binding energy. Since 
Eh" = Eb, 
This ejected energetic electrons cause electron multiplications in the depletion region. 
The thickness of the Mo layer should be chosen as the best compromise between the 
absorption of the x-ray photons and the ejection of the energetic energy. The thicker the 
Mo layer, the higher the absorption of x-ray photons but lower the ejection of energetic 
electrons and vice versa. For the x-ray range of 40kVp to 100kVp, Mo thickness of 
500nm-600x1111 was observed to yield the best results [30, 3 11. The number of absorbed 
photons, &, is 
where Ni is the number of incident photons and N, is the number of unabsorbed 
(passing through) photons [61]. Eq. 3.3 can be rewritten as 
The gain, Gy due to the electron multiplication is 
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where N, is the number of measured electrons. According to [30, 3 11, the Schottky 
diode exhibits a multiplication of -1000 (number of measured electrons to the nwnber 
of absorbed photons) over the x-ray source voltage range of 40kVp - 100kVp. The 
exûinsic quantum yield, q, is defined as 
q = (3.61 
and at 40kVP, the extrinsic quantum yield was measured to be -300 [30,3 11. Then, 
= NmJN- =300 = NmJ&*NndNi = l U O q l  - NdNi )  (3 -7) 
which means 
In 0 t h  words, at x-ray energy of 40kVp, only 30% of the incident photons are 
absorbed. The same calculation can be repeated for x-ray source voltage of 1OOkVp 
with the extrinsic quantum yield of 60. 
At higher x-ray source voltage, more x-ray photons penetrate the Mo layer, thus the 
extrinsic quantum yield is lower. But the observed electrons have more energy, which 
leads to higher electron multiplication. If the molybdenum can be replaced with even 
heavier metal, such as tungsten, whose atomic weight and density are higher than that of 
Mo, the absorption of incident photons would increase. How-ever, the work hction of 
tungsten is 4.5 @/eV which is lower than the work function of molybdenum, 4.6 @/eV 
1621. According to the diode equation 
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a small decrease in the work huiction wil1 lead to an exponential increase in the diode 
current. Either palladium or platinum would be a good candidate for the Schottky metal 
since they both have a high density and a high work bction. However, the drawback is 
that these materials are expensive and hard to process in fabrication. 
The electrical transport mechanisms across the Schottky barrier are iilustrated in 
Fig. 3.9. Electron excitation over the Schottky barrier is referred to as thermionic 
emission, whose current density, Jo, can be expressed as [34]; 
JO = A'T' exp(-em, / kT) (3.13) 
2 2 where A* is the Richardson's constant (12OAkm K for fiee electrons in vacuum) and 
Mo a-Si:H 
Figure 3.9: Transport mechanisms across Mo/a-Si:H Schottky barrier. 
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Q>g is the Schottky barrier height. Electrons may also tunnel through the barrier by 
thermionic-field emission and field emission mechanisms. In large Schottky diodes with 
low penpheryhrea ratio, the dominant transport mechanism appears to be the 
thermionic emission with the current density, J(VA), due to the appiied bias, VA, 
expressed as [34] ; 
-10.00 -8.00 -6.00 -4.00 -2.00 0.00 2.00 
Bias voltage (V) 
Figure 3.10: Leakage current density o f  a 7 0 0 p  x 7 û û p  Schottky 
diode under high reverse bias. 
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For @B = 0.77eV [63]and T = 290K, Eq 3.2 saturates to a cwent density value of 
2.89x10-'~cm~ at a reverse bias voltage of VA = -3V. This estimated value fiom the 
equation is compatible to what was observed in Fig. 3.6. Therefore, the dominant 
transport mechanism of large diodes appears to be thermionic emission. This appears to 
be tme until a very large reverse bias is applied. Shown in Fig. 3.10 is the current 
density of a 7 0 0 p  x 7 0 0 p  Schotw diode with high reverse bias voltage. Only one 
device was tested for this experiment. The tunneling behavior of the leakage current is 
observed only with the reverse bias VA > I8Vl. This is not the case for small diodes in 
Figure 3.6. Even with relatively low reverse bias VA - IlVI, the tunneling behavior was 
observed for devices whose dimensions are 5 0 p  x 50pn and 2 6 p  x 26pn (see Fig. 
3.7). This is believed to be caused by the high defect state density on the unpassivated 
side walls of the diodes. As the penpheryhrea ratio increases, the nurnber of defect sites 
increases. This increases the probability of tunneling, which leads to higher leakage 
Figure 3.1 1: Effect of defect States in the band gap on the leakage 
current conduction in S c h o w  diodes. 
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current (see Fig. 3.1 1). This tunnelhg behavior appears to be the dominant transport 
rnechanism in the small devices even at low reverse bias voltages. 
The following conclusions can be made after these experiments. Firstly, the 
variation in the Schottky interface is very large. One order difference in the magnitude 
of the leakage current results in one detector being able to retain the collected charge 
ten times longer than another detector. In a large-area irnaging array, in which many 
h e s  are read sequentially, this can be a problem. The reproducibility of the Scho- 
interface must be improved. Secondly, in an application which requires small imaging 
pixels, the side walls have to be passivated. With the current full wet-etch process, 
passivating the side walls are very easy. A new fabrication process for m-i-s structure is 
proposed in the Appendix A (Figs. A.1 and A.2). This process allows the side walls to 
be passivated with a silicon nitride layer. The only technical difficulty in this process is 
the development of the hydrogen plasma treatment on the silicon and nitride interface 
W I .  
Chapter 4 
X-Ray Pixel Integration 
This chapter presents the engineering aspects of this project. Given the two devices, 
Mo/a-Si:H Schottky diode and TFT, the objective is to corne up with designs to 
integrate the two different processes. There are requirements to be considered as well as 
problems associated with the fabrication steps. The approaches to these problems and 
suggested solutions will be presented. 
4.1 Pixel Design Considerations 
4.1.1 Pixel Size: Dimensions 
There are number of design requirements to consider when designing an x-ray imaging 
pixel for large-area arrays. The geomeûical dimensional requirements have been 
reported by Dr. J. Rowlands' group, our collaborator, at Sumybrook Hospital in 
Toronto, Ontario 111, 27, 281. Table 4.1 shows these requirements for different x-ray 
imaging modalities. 
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Pixel size (pm) 1 200x200 1 50 x 50 1 250x250 
1 Array size (cm) 
Number of pixels 1 1750 x 2150 1 3600 x 4800 1 1000 x 1000 
Image readout t h e  (sec) I I c 5 1 0.033 
Chest 
radio graph y 
35 x43 
Table 4.1 : Design requirernents for large area x-ray imaging arrays for 
different imaghg modalities, adopted h m  11 11. 
Mamrnography 
18 x24 
Mean exposure to image array (mR) 
Exposure range (mR) 
Among the three x-ray imaging modalities, chest lithography appears to have 
been the least stringent. As an initial attempt to fabncate a successfülly working x-ray 
pixel, the size was chosen to be 2 0 0 p  x 2 0 0 ~ .  
Fluoroscopy 
25 x 25 
4.1.2 Fil1 Factor 
0.3 
0.003 - 3 
Another design requirement to consider in x-ray imagina is the high (sensor) fil1 factor 
which is denned as the active area expressed as a fiaction of the physical detector area 
In most of the conventional designs, the sensor cm only occupy the area between data 
Iines and the TFT. The maximum pixel size, which was discussed in the previous 
12 
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section, varies with different x-ray imaging modalities (as it was shown in Table 4.1). 
For fluoroscopy and chest radiography, the maximum pixel size may be as large as 
2 5 0 p  x 2 5 0 p .  But for mammography, the maximum pixel size should be around 
5 0 p  x 5 0 p  [Id]. Since the sites of the TFT and data Iines are fixed, as the maximum 
pixel size (detector + TFT + data line) decreases, the fil1 factor decreases. In attempt to 
overcome this problem, architectures employing a continuous sensor film were 
implemented [65]. Because the sensor layer is continuous, this implementation allowed 
for a 100% fil1 factor. However, due to the conducting doped layers in the p-i-n sensor, 
cross-talk between adjacent pixels was reported to be an issue. 
4.2 Pixel Fabrication Processes 
4.2.1 Stacked Pixels 
In an attempt to achieve high fil1 factor, the Schonky diode was stacked on top of the 
TFT. Figure 4.1 shows a pixel structure in which the TFT is fûlly overlapped with the 
diode. In Fig. 4.2, the overlap is partial. Only the source region of the TFT is 
overlapped with the Schottlqr diode. These stacked pixel structures require eleven 
masks and thirteen lithographic steps. The f k t  five masks are used for TFT fabncation 
as it was shown in Fig. 2.1. The design and the fabrication of this TFT, made in the 
inverted staggered structure, had been optimized for low leakage current (-10-l4 A) 
[37]. The TFT process was imrnediately followed by the fabrication of the Mo/a-Si:H 
Schottky diode. Figure 4.3 describes the pixel fabncation process. Prior to deposition of 
the Schonky diode, the entire TFT area was passivated by 250nm thick a-SWH. Then, 
Schottky diode fabncation started with a thin n+ a-Si:H layer (20nm) on top of the Mo 
Figure 4.1: Fully overlapped x-ray pixel; a) top view, b) cross- 
sectional view. 
X-ray Photons 
1 Glass Substrate 
Figure 4.2: Partially overlapped x-ray pixel; a) top view, b) cross- 
sectional view. 
1 Glass 1 
Mask 1 - Mo (gate) 
1 Glass 
Mask 2 - source & drain 
1 Glass 1 
Mask 3 - n+ pc-Si:H 
1 Glass 1 
~ a s k  4 - contact 
1 Glass 1 
Mask 5 - Mo 
1 Glass 1 
Mask 6 - nitride (interface) 
1 Glass 1 
Mask 7 - Mo (bottom electrode) 
1 Glass 
Mask 8 - Mo (top electrode) 
1 Glass 1 
Mask 9 - top nitride 
1 Glass 
Mask 10 - final via 
1 Glass 1 
Mask 10 - final metaf 
Figure 4.3: Process sequence of stacked x-ray pixel. 
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to give a good ohmic contact to the a-Si:H. The a-Si:H ( l p )  and Mo metal (500nm) 
layers were then deposited in succession. In this process, a-SWH film was employed as 
the passivation layer on top of this Mo film to serve as etch-stops in the patternhg of 
the a-Si:H layer. Mask 10 was used to open contacts on the nitride layer so that mask 1 1 
could be used to pattern the final metal (Al). Tables C.1 and C.2 list the deposition 
conditions for each layer. The size of the Schottky diode in these structures was 2 0 0 p  
x 200pm, and the TFT channel is 2 0 0 ~  wide and 2 0 p  long. 
4.2.2 Non-Overlapping Pixels 
Although the stacked pixel designs can provide high fill factor when designing for an 
array, due to the high intrinsic stress in the multiple-layered structure, the films peel off. 
This problem will be addressed again in section 4.3.3. To avoid the high mechanical 
stress associated with stacked layers, another pixel structure was studied, in which the 
two devices do not overlap (Fig. 4.4). Ih this non-overlapping structure, which is the 
standard pixel architecture reported in imaging arrays, the TFT occupied a srnall portion 
of the detector area to preserve the high fill factor. The channel of the TFT in the non- 
overlapping pixel structure was reduced to be 2 0 p  wide and lOpn long. In this pixel 
fabrication process, the Schottky diode was deposited before the TFT. Since the devices 
were not stacked on top of each other, some of the fabrication processes could be 
carried out in parallel. Shown in Fig. 4.5 is the fabrication procedure of the non- 
overlapping x-ray pixel. The fabrication of the pixel started with chrorniurn (Cr) 
pattemed with mask 1 on a plain Corning 7059 glas  wafer. Mask 1 defïned not only the 
bottom electrode of the diode but also the gate of the TFT. Then, the Cr deposition was 
followed by the diode process. Highly doped amorphous silicon (d a-Si:H) and 
intrinsic amorphous (i-a-Si:H) silicon were deposited in a single vacuum process to 




1 Glass Substrate 
Figure 4.4: Non-overlapping x-ray pixel; a) top view, b) cross- 
sectional view. 
c 
Mask 1 (Cr) 
1 Glass Substrate 1 
Mask 2 (Mo) 
1 Glass Substrate 1 
Mask 4 (a- S N X )  
5
Mask 5 & KOH 
1 Glass Substrate 1 
Mask 3 (a-SiNJ 
1 Glass Substrate 1 
Mask 6 (n+ pc-Si:H) 
KOH (a-Si:H) Mask 7 (Al) 
Figure 4.5: Process steps of non-overlapping x-ray pixel. 
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minimize the degradation of interface quality. The n a-Si:H layer was deposited to 
provide an ohmic contact with the bottom electrode of the diode. Immediately following 
the i-a-Si:H deposition, a thick molybdenum layer was deposited and pattemed with 
mask 2, which essentially defined the active area of the detector. Mask 3 pattemed a N- 
rich amorphous silicon nitride (a-SïNx:H) that served as the protection layer in KOH 
etching [31]. The KOH etchhg step removed both doped and undoped a-Si:H layers 
leaving Mo and a-Si:H layers undemeath the nitride. The Schottky diode deposition was 
completed aAer this step and followed by the TFT deposition. The gate nitride, i-a-Si:H, 
and the top nitride were deposited in one continuous vacuum step. The top nitride was 
pattemed with mask 4 to define the source and drain regions of the TFT. Then, low 
temperature (200°C) and low resistivity highly doped microcrystalline layer (n+ pc- 
Si:H) was deposited in the source and drain regions to provide an ohmic contact with 
the nnal rnetal [66]. Mask 5 pattemed the nitride layer that protects the d pc-Si:H and 
i-a-Si:H layers, which were then removed by KOH etchant. Mask 6 opened the contact 
windows to the microcrystalline layer for the final metal. Mer mask 7 was used to 
pattern the final metal, the pixel deposition process was completed. 
4.3 Process Considerations 
4.3.1 Mask Count and Process Steps 
There are a few significant differences between the stacked pixel process and 
conventional non-overlapping process. The most obvious difference is the mask count. 
In the non-overlapping pixel process, in which the two devices are deposited next to 
each other, the entire fabrication sequence takes only seven masks. In contrast, the 
stacked pixel process requires a total of eleven masks since the two devices have to be 
deposited one at a tirne. The extra four masks lead to longer fabrication time and higher 
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cost. Also, the stacked pixel process requires 13 lithography steps, whereas the 
conventional non-overlapping pixel process requires only 9 lithography steps. 
4.3.2 Other Fabrication Issues 
In the non-overlapping processes, the TFT is deposited after the Schottky diode is 
deposited. The contact layer of the TFT in this process can use the low temperature 
(200°C) d pc-Si:H for best TFT performance. In the stacked pixel process, the TFT is 
deposited before the Schottky diode, thus it has to be taken to the 260°C deposition 
temperature of the subsequent PECVD films. In this case, the contact layer of the TFT 
is 260°C n+ pc-Si:H film. Although Fig. 2.5 and Fig. 2.8 show only a mal1 ciifference 
between the two films, in large area arrays where there are hundreds and thousands of 
pixels attached to one data line, a small improvement in leakage current may become 
significant. 
Another fabrication issue to consider is the yield. The Schottky diode can have 
more margin of a l i m e n t  error than the TFT. In TFT process, the alignment of the 
source/drain to the gate is very critical. Masks 2 and 3 have only 1 - 2 p  margin of 
alignment error. In the non-overlapping process, the Schottky diode is pattemed with 
strong KOH solution before the TFT is deposited (see Table D.1). The TFT is then 
patterned with a highly diluted KOH solution. However, in the partially overlapped 
pixel of the stacked process, the gate area of the TFT has to withstand the strong KOH 
solution whose purpose is to pattern the thick intrinsic a-Si:H fiim in the Schottky 
diode. If the TFT is misalignecl, it will not survive the strong KOH solution. Thus, the 
yield of the partially overlapped process can be iduenced by this lithography step. 
In the non-overlapping pixel process, Cr can be used to replace Mo for lower 
resistivity. This cannot be done in the stacked pixel process. In the earlier work on the 
Figure 4.6: Top view of damaged thin layers, i-a-Si:H, d pc-Si:H and 
a-SWH, due to Cr etching. 
Schottig diode, Cr has been used as the bottom metal [3 11. But in this fabrication 
process, it was observed that the Cr etchant, mixture of ceric ammonium nitrate and 
acetic acid (see Table DA), attacks the a-SWH and a-Si:H-layers (Fig.4.6) [67]. Thus, 
Cr had to be replaced with Mo as the contact metal for both the Schotiky and the TFT. 
Figure 4.7: Top view of damaged thin film layers due to stresses 
associated with Mo, a-SN:H and i-a-Si:H Iayers. 
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4.3.3 Intrinsic Film Stress 
Although the stacked pixel structures c m  potentially provide high fil1 factor, they gïve 
rise to high mechanical stress in the fiims due to the multi-layer structure. It. was 
observed that the interfaces of these layers could not withstand the shear stress between 
films, causing the films to peel off. Previously, it was reported that the optimal 
thickness of the Mo layer in the Schottky diode is 500 nm [31]. However, when a 
500nm thick Mo layer was deposited on the stacked pixel structure, the layers 
underneath (i-a-Si:H and a-SWH) could not withstand the shear stress, which resulted 
in the films peeling off (Fig 4.7). Subsequently, film stress had to be reduced to 
preserve the mechanical integcity of the pixels without undennining the film quai@. 
This work is presented in chapter 5. 
4.4 Performance Considerations 
4.4.1 Leakage Current 
One of the key pixel performance issues is the leakage current of the TFT. The TFT 
leakage current has to be small in order to preserve the charges generated by x-rays 
during the OFF state. In the partially overlapped pixel, the TFT leakage current was as 
small as that of a discrete TFT (-IO-'~A) (Fig 4.8). However, the leakage current in the 
fully overlapped configuration was too severe to be employed as a pixel for large area 
imaghg arrays. For each différent pixel configuration, at least five devices were 
sampled. The scatter in the measurement was less than 5%. The hi& leakage current 
may be caused by the parasitic back channel, fonned at the a-Si:H/a-SiNH interface 
[68]. In the fully overlapped pixel structure, the electric field generated by the gate 
metal was pinned by the OV of the bottom metal of the Schottky diode (Fig 4.9). Then, 
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Fully overlapped 
(WIL = I O )  
V 
Partially overlapped ,' et / 
Figure 4.8: Leakage currents of TFTs in the different pixel structures. 
when the TFT was reverse biased, the electrons in the a-Si:H layer expenenced an 
electric field, forming a steady parasitic back channel at the a-Si:H/a-S*H interface, 
hence providing a high conducting path fkom drain to source. 
The leakage current of the non-overlapping TFT was approximately the same 
( - 1 0 - l ~ ~ )  as that of the TFT in the partially overlapped structure despite the smaller 
W/L ratio. This observation was analogous to previous studies of TFT leakage currents 
with varying W L  ratios [67]. Fig. 4.10 displays the ON-currents of the small TET with 
various V&s. Since the TFT was small (W/L=2), the current was small, and so was the 
transconductance. 
Weak back channel 
(partially overlapped 
& non-overlapping) 
Strong back channel 
(fully overlapped) 
Figure 4.9: Formation of parasitic back channel a) in the partially 
overlapped pixel and non-overlapping pixel, and b) in fùlly overlapped 
pixel with a metal (Vs = OV) covering the gate area. 
4.4.2 X-Ray Response 
The partially overlapped pixel and the non-overlapping x-ray pixel were exposed to x- 
rays for SOms at various x-ray source voltages in the range of 30-120 kVp, generated by 
a Mercury Modular x-ray machine with a molybdenum target at 16 degrees. The test 
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Figure 4.10: 
O 5 10 15 
Drain Voltage (V) 
Switching behavior of the non-overlapping TFT 
(W=SOCun/L=l O p ) .  
instrument setting for the x-ray sensitivity measurement is shown in Fig. 4.1 1. The x-ray 
radiation was measured with an RTI Solidose 300 Digital Dosimeter whose dose range 
was fiom 0SpR to 23,000R. The corresponding x-ray dose for this source voltage range 
PC with GPIB GPIB BUS 
interface card 
I Hand trigger unit for x-ray Keithley SMU 1 1 
Keithley SMU 
1 1 . . . O  
Keithley SMU 
I I . . . .  
Keithley SMU 
I I 
- . - -  
. . . O  
Keithley tngger control unit 
Triaxial cables 
. . .  - . . .  . . . . .  
. . m .  
. . . O  . . .  - 
m . . .  . . . .  
m . . .  . . . .  
m . .  O  
. . m .  
. . . O  - . . .  . . . .  . . . .  
m . . .  . . . .  
Test box 
Figure 4.1 1 : X-ray sensitivity rneasurement setup. 
is plotted in Fig. 4.12. The biasing of the pixel and the measurement of curent were 
carried out with Keithley 236 Source-Measure Units, remotely controlled by a cornputer 
via HPIB. The Schottky diode was reverse biased with a low voltage. The pixel 
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20 40 60 80 100 120 
X-ray Source Voltage (kVp) 
Figure 4.12: X-ray dose vs. source voltage. 
operation was descnbed in section 1.4.3. While the gate of  the TFT was pulsed at 1Hz 
to reset the voltage at the source of TFT, the current generated by x-rays was detected 
through the drain by the Keithley Source-Measure Unit for a samphg period of 16.67 
ms. The timing diagram is s h o w  in Fig. 4.13. There is an unknown length of delay 








- . . 
8 .  . , 
I i , a i i Hand triggered 
v ! . ,  
i i 16.67 sec 
Figure 4.13: Timing diagram of x-ray sensitivity measurement. 
between the contmlling cornputer and the SMUS. When SMU #1 tums the gate signal 
on and sends the confirmation to the PC, the PC sends a signal to SMU #2 to start 
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sampling the current at the drain of the TFT. This is communicated via the GPIB bus 
which has a speed that is considerably slow. Even in the SMU #2, there is an intemal 
delay between when it received the signal "start sampling" and when it actually starts to 
sarnple. For this reason, the gate has to be kept at a low on voltage to slow down the 
data transfer to the data line. The nurnber of measured electrons ranged fiom 
x Partially Overlapped 7 
O 50 100 150 200 
X-ray Dose (mR) 
Figure 4.14: Number of measured electmns vs. x-ray dose. 
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3 to 20 million for the partially overlapped pixel (Fig. 4.14). However, in the non- 
overlapping pixel structure, because the TFT was small, the charges generated by x-rays 
could not be as easily transferred to the dataline as in the partially overlapped structure 
with a large TFT under the same bias conditions. This resulted in reduced charge 
transfer rate and, thus, a reduced number of total measured electrons. As shown in Fig. 
4.14, with the same bias conditions as the partially overlapped pixel, the ratio of the 
measured electron was approximately 1/5, which is also the ratio of the sizes of the two 
different transistors. 
In conclusion, there were trade-offs in choosing different pixel structures and, 
thus, an engineering decision had to be made. Fully overlapped and partially overlapped 
pixel structures provided high fil1 factor, but suffered fiom the stresses due to the multi- 
layered configuration. In addition, the TFT leakage current of a fully overlapped pixel 
was too high (-10'~ A) to be used in a large area imaging array. It aiso had a high 
parasitic capacitance between the bottom electrode of the diode and the drain of the 
TFT. The partially overlapped structure also suffered h m  high stress, but, the leakage 
current was comparable to that of a discrete TFT. 
The stress was not as severe in the non-overlapping structures. Also, the leakage 
current was small. However, due to the small width of the TFT, the charges generated 
by x-rays could not be transfetred as fast as in the stacked structures under the same 
bias conditions. 
The choice of pixel design had to be compromised between performance and 
process complexity. Partially overlapped pixels require a hi& mask count, but produce 
more detected electrons. The non-lapping pixel did not produce as many electrons as the 
partially overlapped pixel under the same bias conditions. However, it was less 
expensive to fabricate and did not have as high a stress level. 
Chapter 5 
Thin Film Stress 
As mentioned in section 4.3.3, when thin films are stacked on top of each other, the 
mechanical fiim stress may lead to catastrophic damage to the entire structure. This 
chapter is dedicated to miniminng this effect by studying and reducing the film stress. 
It covers fiom the basic fiuidamentals to the experimental data as well as analyses. 
5.1 Motivation for Studying Mechanical Film Stress 
Whether or not film stress causes problems in the application at hand depends 
on the circumstances and on the level of the stress. A small level of compressive stress 
can actually strengthen brittle films, reducing the chances of the film being put under 
sufficient tensile stress to cause fiacturing. Corrosion resistance is also improved by 
avoiding tensile stress in metal films by keeping the corrosion activation energy high. It 
is also observeci that the stress of a small magnitude improves the properties of epitaxial 
structures in electronic applications. However, high stresses usually lead to problems. 
The stress limit is the point of catastrophic failure, which is illustrateci in the cross 
section in Figs 5.1 and 5.2. Tensile stress failure is cbaracterized by cracking, which 
appears as a mosaic pattern when viewed fiom the top. The cracked film rnay then peel 
off the substrate (Fig. 5.1). On the other hand, compressive stress failure is 
characterized by de-adherence and buckling, which fiom the top appears to be domes or 
bubbles (Fig 5.2). The studies of stresses in thin films of a-Si:H devices were conducted 
to analyze the causes of film stress and to characterize the stress in films, so that high 




Figure 5.1: a) Qualitative cross-sectional portrait of a thin film with 
tensile stress. b) Catastrophic peeling-off failure fiom tensile film 
stress. 
ss concentration 
(a) aids buckling. (b) 
Figure 5.2: a) Qualitative cross-sectional portrait of a thin film with 
tensile stress. b) Catastrophic buckling failure nom tende  film stress. 
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5.2 Breakdown of Film Stress 
Interest in the mechanical stresses in thin film 1s started as earlj , as 1877 [69]. During the 
intervening years, many stress deteminations had been made in thin films produced by 
various means, and theories had been oEered to explain the results obtained. Reviews of 
this work have already been given with regard to stress in continuous films, and also, 
more specifically, to the stresses that are present in the initial stages of growth when the 
film consists of completely separate islands [70,7 1,72,73]. 
Nearly al1 films, by whatever means they are produced, are found to be in a state 
of intemal stress. The stress may be compressive or tensile, with extreme cases 
illustrated in Figs. 5.1 and 5.2- In general, for normal deposition temperatures (50 OC to 
a few hundred OC), the stress in metal films is typically 10' to 109 Pa and tensile. The 
rehctory metals (e-g. Mo) have higher stress, whereas soit (ductile) metals (e.g. Cu, 
Ag, Au, and Al) have lower stress. Dielectric films can have either compressive or 
tensile stress depending on the stochiometry [74]. N-nch silicon nitride films are in 
tensile state, but the increase in the hydrogen content can change it to compressive state 
~751. 
5.2.1 Total Stress, otOtQtz 
The total stress in a thin film, a, can be expressed as; 
0 = Y&.temui + Y&t/wmui + Y~inrinsic 
where, Y: Young's modulus of the substrate, 
Eextemal: extemal strain (strain exerted fkom an extemal source), 
E,hemul: thermal strain (strain due to the mismatch in the thermal 
expansion coefficients), and 
E,triI)cFiC: intrinsic strain ( s e  that is intemal in the film). 
The total stress must be kept below the interface tolerance. In most cases, the intrinsic 
stress is the predominant component in Eq. 5.1. However, in this section, al1 three 
components of the total stress will be discussed. 
5.2.2 External Stress, oatemal 
In most thin film applications, external stress does not exist. However, if the devices are 
deposited on substrates that are flexible (e.g. polymer substrate or metal foi1 substrate), 
then external strain can be appiied to the devices [76]. In the next sections, the 
mathematicai andysis of the extemal stress will be carried out by starting with the basic 
fhdamentals (Le. Hooke's hw) of strain and stress. 
Hooke's Law & Modulas of Elasticity, Y 
The basic physical behavior of solids is described by the stress-strain curve (Fig. 5.3). 
The force applied per unit of cross-sectional area is the stress, q tensile being positive 
and compressive negative. Tende stress dong one direction, for example, x, causes the 
material to stretch dong that direction by a fiactional amount called the strain, G; 
E, = &/x. (5.21 
For brittle materials such as silicon and silicon nitride, this relationship is linear 
up to the yield point. And the material is said to be elastic. The yield point is usually 
defined to be where the deviation Corn linearity reaches 0.2%. The slope in the elastic 
region is a measure of material stifniess 
modulus, Y. Thus, 
cx = Y€= 
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+ Elastic 
Figure 5.3: Characteristics of the stress-strain relationship. 
This is Hooke's law in one dimension (and it is similar to the equation of a s p ~ g ) ;  
F = h .  (5.41 
where, k is the spring constant. The material in this analysis is assumed to be 
homogeneous and isotropic, i.e. Y, Y ,  and Y,  are the same. 
Poisson's Ratio, v 
Uniaxial tensile stress along x direction in a fieestandhg sample of material causes 
stretchllig dong the x direction, also s h . g  along the unconstrained y and z 
Initial shape 
Final shape 
Figure 5.4: Strain resulting from uniaxial stress applied to a cube. 
directions, as shown in Fig. 5.4. This means that 6; and & are negative. These three 
strains are related by Poisson's ratio, v; 
v = - & y / & x  = -E,/E,. (5.5) 
If there is no volume increase upon stressing, t; + &j, + EL = 0, and thus, v = %. 
Biaxial Moduîus of Elasticity, Y' 
niin fiims are mainly under biaxial stress because they are being pulled on by the 
substrate in two dimensions (Fig. 5.5). This changes the stress-strain relationship fiom 
that of Eq. 5.2. That is, cr, causes stretching along x, which is d Y ,  but at the sarne tirne, 
q. causes a shrinkage along x direction, which is -v @Y. Thus, the net strain is the sum 
of the two, as illustrated by the following equations: 
Initial shape 
Final shape 
Figure 5.5: Strain resulting fiom biaxial stress applied to a cube. 
Assuming that 4 = q, = q., where, 4 , is the biaxial stress, 
Here, &,  is the biaxial strain. From Eq. 5.7; 
where, Y' is the biaxial modulus of elasticity. 
Extemal Stress Due To Folding 
When thin fiim devices are deposited on foldable substrates, they cm be bent, as s h o w  
in Fig. 5.6. When flat panel display technology can be implemented on polymer 
substrates, the display screen may be conveniently folded for compact portability. When 
the thin film is bent concavely, it expenences teosile stress (Fig. 5.6a). If this tension is 
higher than the interface tolerance, which depends on the type interfacial layer and 
adhesion as discussed in the previous sections, the film cracks or peels off (Fig. 5.6b). 
On the other hancl, if the film is bent convexly, a compressive stress is expenenced on 
the film (Fig. 5.6~). If the compression is higher than the interface tolerance, the film 
loses adhesion and buckles up (Fig. 5.6d). 
a) Tensile stress in film. c) Compressive stress in film 
b) Film cracks due to high tension. d) Film buckles due to high compression. 
Figure 5.6: Stresses in thin film when an extemal force is applied. 
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In an attempt to quanti@ the extemal stress, the following analysis was 
conducted. Figure 5.7 is drawn to help descnbe the analysis. The assumptions made in 
this analysis are Iisted below: 
1. The thickness of the substrate, t,, is small compared to the length of 
the substrate, 1- (t, cc 0; 
2. The thickness of the film, I / ,  is much smaller than the thickness of the 
substrate, t,. (PCC tJ; 
3. The film is isotropic, Le. it has the same modulus of elasticity in al1 
directions. (Y, = Y, = Y, = Y). 
a) Tende stress b) Compressive stress 
Figure 5.7: Simplified portraits of substrate bending effects. 
When the substrate is bent as in Fig. 5.7, the radius of curvature, R, can easily be 
measured by an optical apparatus. Then, the length of the film d e r  bending is: 
Z+AZ =2x(R+tS +t,)x 
(Z - AZ) or, 1 +Al = 2x(- R t t ,  +tf )x  + - (5.10) 
2nR 2x(- R) 
Since r /«  t,, Eq. 5.10 can be simplified to 
I + N = ( R + ~ , ) x  (1 - or, [ + A I = ( - ~ + t , ) x  (1 + AZ) 
R (4 
Also, since t, « 1, Eq. 5.1 1 c m  be further simplified to 
Then, the change in the film length, dl, due to the stress is 
Eq- 5.13 c m  be rewritten as 
R - t  
Al = Z(+ - 1), 
and 
Then, the strain due to the stress is 
Applying Eq. 5.3, the stress due to bending is 
Eq. 5.16 shows that the strain in the thin film due to the extemal stress is directly 
proportional to the thickness of the substrate. This seems to be in agreement with the 
observations made by others [76]. From Eq. 5.17 one can observe that the strain is 
inversely proportional to the radius of curvature. This is rather obvious since the radius, 
R, is smdl when the substrate is severely bent. 
53.3 Thermal Stress, othema~ 
The thermal stress is created by a mismatch of the thermal expansion coefficients of the 
film and the substrate when the film is deposited at its deposition temperature, t and 
cooled d o m  to the temperature of measurement. The change in temperatwe is denoted 
by AT. Then, the thermal stress can be expressed by 
where, q and cr, are the thermal expansion coefficients for film and substrate, 
respectively. Y is the uniaxial Young's modulus for the film. But, as mentioned in the 
last section, thermal stress is biaxial. Therefore, Eq. 5.1 8 should be 
The calculated thermal stress of thin films used in this work for 'ET  and Schottky diode 
fabrication is listed in Table B.1 in Appendix B. The modulus of elasticity and 
Poisson's ratios can be found in [34, 74, 75, 77, 78, 79, 80, 81, 82, 83, 841. The 
calculated values in this table are only 2-10 % of the measured stresses in thin films. 
This implies that, with OerIerna/ = O, Le. when the substrate is not bent, the biggest 
contribution to the total stress in thin films is the intrinsic stress. 
53.4 Intrinsic Stress, CF mhinsic 
The last, yet the largest (and the most difficult to understand) contribution to the total 
stress is the intrinsic stress, which reflects film structure, in many ways not well 
understood at present; there are no equations lïke Eq 5.17 and Eq. 5.19 that describe the 
intemal stress. Since the intrinsic stress appears to mirror the film structure, fiim 
interface and level of adhesion, it is expected to be related to thickness, condensation 
rate, deposition temperature, ambient pressure, and type of the substrate. The wide 
variety of inconsistent experiment data on inûinsic stress published in numerous papers 
is certainly due to the difficulty of obtaining the same deposition parameters [72, 851. 
However, these reported values of intrinsic stress can be used in qualitative 
cornparisons with the htrinsic stress of the films measured in the lab. Again, the values 
in these tables should be considered representative rather than precise. In some cases, 
Poison's ratio is neglected and in others only total stress is listed for lack of more 
detailed information. Despite the diversity of results in the literature, it is possible make 
some general observations: 
1. There is no linear relationship between the thicbess of thin films 
and their intriasic stress. 
2. Most metal f i h s  have tende stress with a magnitude of 108 - 10' 
Pa. 
3. Intrinsic stress varies with different substrates. 
5.3 Stress Measurement Setup 
There are largely two ways to mesure the defoxmation of the substrate due to the stress. 
One method is to use a thin cantilevered beam as a substrate and calculating the radius 
of curvature of the beam and hence the stress, fiom the deflection of the fiee end. The 
other is to observe the displacement of the centre of a circula- disk. Stress may also be 
measured by x-ray or electron diffiction techniques. The position of the difficted line 
gives the interplanar spacing of the set of lattice planes corresponding to the line, and 
the strain in the crystallites forming the fiim may be deduced fiom this. Aiternatively, 
the stress may be deduced fiom the shape of the dificted beam by apportioning the 
ihe  broadening to cornponents resulting h m  smali particle size and fkom strain. 
It should be noted that x-ray and eleçtron diffraction techniques will give the 
strain and, hence, the stress in a crystallite lattice. This is not necessarily the same as 
that measured by substrate bending since the stress at the grain boundaries may not be 
the same as that in the crystailites. For amorphous and poly- or microcrystalline films, 
the disk bow measmement technique gives a better understanding of how the film stress 
is spread al1 over the wafér. 
5-3-1 Wafer Bow Measurements 
The intrinsic stress in thin films is measured with the Ionic Systems Stressgauge (Fig. 
5.8). This instrument opticaily measures the stress-induced bow (deflection) in the 
substrate (Fig. 5.9). The sensitivity of the instrument is 0 . 0 3 ~  and the measurement 
range is from 106 to 1013 Pa. The deflection readings are taken before and d e r  the film 
Figure 5.8: Ionic Systems Stressgauge. 
&AL 
Figure 5.9: Apparatus for obsening the bow deflection caused by 
stress. 
deposition. Since the film thickness is much smaller than that of the substrate (glass 
wafer), the stress (6) induced by the deposited thin film can be approximated as [86] 
where, d: displacement due to the bow, 
R: knife edge radius of the instrument, 
Es: Young's modulus for the substrate, 
v: Poisson's ratio for the substrate, 
Ts: substrate thickness, and 
Tfi film thickness. 
The scatter in data is less than 2%. The glass substrate used in this study is 
Coming 7059 with Young's modulus of 67.8 GPa, Poisson's ratio of 0.28 and thickness 
of S 0 8 p  f 5 p .  Al1 measurements were conducted assuming that: 
1. the wafers are linearly elastic; 
2. the wafers are homogeneous (v = v, = v,, = vJ; 
3. the wafers are isotropic (Y = Y, = Y, = Y,); 
4. thethicknessofthewaferisunifom; 
5. the deposited film is thin compared to the wafer 
thickness; and 
6 .  the deflection is mal1 compared to the wafer 
thickness. 
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5.3.2 Shadow Masks 
The Ionic Systems Stressgauge uses fiber optic sensor to measure the light intensity 
coming back fiorn the unpolished back side of the silicon wafer. The films being 
studied in this work are deposited on glass substrates. Since glass wafers are 
transparent, when placed on the stressgauge, they do not produce any readings. In an 
attempt to overcome this problem, shadow masks had to be prepared such that a metal 
fiim could be deposited only at the center on the back side of a g l a s  wafer to reflect the 
fiber optic light (Fig. 5.10). These shadow masks were placed just below the wafers in 
the wafer holder of the PVD system (Fig 5.1 1). Then, the choice of metal to reflect the 
light dong with its thickness had to be carefidiy chosen. 
Figure 5.10: Shadow rnasks for depositing Mo fiim only at the center 
of the g l a s  wafers. 
Figure 5.1 1 : Wafer (3") holder of Edwards sputtering system (PVD). 
At k t ,  thin Ai film was deposited. Al film, being a reflective metai, reflected 
too much light. The fiber optic sensor was fùily saturated regardless of the light 
htensity adjustment. Then, a refkactory metal, Mo, was deposited. This Mo film must 
be thick enough to stop light fiom passing through, but thin enough so that it did not 
change the shape of the wafer with its stress. With repeated experiments, a Mo fih 
thickness of 350nm was determineci to be a good compromise. The readings for the 
stress measurements were taken nom glas wafers with this Mo film at the center on the 
back side before and d e r  the film under study was deposited on the front side. 
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5.4 Stress Measurement Results 
5.4.1 Intrinsic Film Stress on Glass Substrate 
The intrinsic stresses of thin films deposited on glass substrates are listed in Table 5.1. 
These results were produced by depositing the same film on fou. different wafers in the 
same nui, taking at least seven measurements (with the maximum and minimum values 
ipred) ,  and averaging al1 readings. The scatter in data was within 5%. The stress of 
the Mo film, which was studied in depth to mïnimize its intrinsic stress, will be 
presented in section 5.4.3. 
Al1 silicon-based films are in compressive stress. The a-SM:H film can be in 
either compressive or tensile stress. The nitrogen-rich silicon nitride fih for hi& 
device stability [87] was found to be a tensile stress. 
Cr 500 0.575 tensile 
Table 5.1 : Measured intrinsic stress of thin films deposited on Coniing 
7059 glass substrate. 
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5.4.2 Intrinsic Film Stress in Thin Film Transistors 
In the fabrication of TFT, a-SiN:H (gate dielectric, 250nm), i-a-Si:H (active layer, 
50nm) and a-SiN:H (top dielectric, 25ûn1n) layers are deposited in one continuous 
vacuum process cycle to preserve the interface quality. When deposited on glas 
substrates, the magnitude of the tensile stress in nitrogen-rich a-SiWH is 0.222 GPa. 
This value is comparable in magnitude to that observed earlier by other authors [74,75]. 
When the same silicon nitride film is deposited on i-a-Si:H as the top dielectric, it is 
measured to be in a tensile stress with 56.9 M'Pa in magnitude. M e r  the tri-layer 
deposition needed for the TFT, the compressive stress of very fhin i-a-Si:H, sandwiched 
by the tensile gate and top dielectric layers, dimllushes, and the total stress of ail three 
layen is measured to be a tensile stress of 62.0 MPa in magnitude. 
5.4.3 Intrinsic Film Stress in Mo/a-Si:H Schottky diodes 
Unfortunately, the canceling out of film stresses is not achieved when fabricating 
Schottky diodes. The Mo layer (SOûnm), deposited on a thick ( l p )  i-a-Si:H layer to 
form the Schottlcy barrier, can be either in compressive or tensile stress depending on 
the deposition pressure and the RF power. Shown in Figure 5.12 is the measured 
intrinsic stress of a 500nm thick Mo layer deposited on i-a-Si:H. From this graph, one 
can observe that the Mo layer, deposited at 200W, has stresses that are smaller in 
magnitude (either compressive or tensile) compared to that deposited at 400W. 
However, Figure 5.13 shows that the film density of a Mo layer deposited at 200W is 
quite low compared to films deposited at higher RF power. For retrieval of film density, 
the film mass is measured with a Micro Gram-Atic Balance whose measurement limit is 
5pg. The effect of high RF power and low deposition pressure will be discussed in more 
detail later in this section. Since the x-ray detection principle of the Schottky diode is 
RF Power Dep. rate 
200W -80A/min 
O 300W -105Mmin 
O 400W -130A!min 
O 5 10 15 20 25 
Deposition pressure (mTorr) 
Figure 5.12: Measured stress, a, of 50ûnm Mo fiim deposited at 25OC 
based on the photoelectric interaction of the x-ray photons with Mo atoms, a lower 
density leads to a lower x-ray absorption efficiency. 'ïherefore, it is necessary that the 
Mo layer for the Schottky interface is deposited at high RF power and low process 
pressure. However, Mo fiims deposited at 3mTorr peel off the i-a-Si:H due to high 
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RF Power 
O 5 10 15 20 25 
Deposition pressure (mTorr) 
Figure 5.13: Mo film density (deposited at 2S°C) relative to buk. 
compressive stress, regardless of the RF power. Without significantly undermining the 
film density (only 2-3% loss) (Fig. 5.13), Mo c m  be deposited at SmTorr, which 
drastically reduces the stress as shown in Figure 5.12. 
Mo layers are also deposited on glass as the gate metal of  the TFT (see Fig. 4.3). 
Figure 5.14 shows the measured stress of 5 0 h  M o  film deposited at 2S°C on coming 
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RF Power Den rate 
a 200W - 8 0 h n  
300W -105hn 
o400W -130A/min 
O 5 10 15 20 25 
Deposition pressure (mTorr) 
Figure 5.14: Measured stress, o, of 5 0 h  M o  film deposited at 2S°C 
on g l a s  substrates. 
7059 glass. The shape of the c w e s  is the same as that in Fig. 5.12. However, the 
magnitude of stress is slightly smaller. One of the requirements for the gate metal of the 
TFT is a low resistivity. Figure 5.15 shows the resistivity values of the M o  layer 
deposited on glass substrate. For the lowest resistivity, the Mo film should be deposited 
at 3mTorr. However, the compressive stress of Mo fiim deposited on glass at this 
bulk value at 25OC 
5 . 5 2 ~ 1 0 - ~  R-cm 
RF Power 
200w 
O 5 10 15 20 25 
Deposition pressure (mTorr) 
Figure 5.15: Resistivity of Mo film deposited at 2S°C on glass 
substrates. 
process pressure ranges from 0.598 GPa to 0.861 GPa. This high intrinsic stress, 
although it does not cause the films to peel off the glas substrate, can still undermine 
the mechanical integrity in view of subsequent deposition of hi@ stress films. 
Therefore, it is recommended that the gate Mo be deposited at 5mTorr. For a lower 
resistivity gate metal, the use of Al instead of Mo is presented in section 2.3 
5.5 Compressive or Tensile Intrinsic Stress of Mo Films 
There are many models to explain why the intrinsic stress is forrned when a film is 
deposited by a certain deposition method [76, 88 - 1 101- The complexities of these 
explanations range fkom as simple as the thermal effect mode1 [88] to as complicated as 
the lattice-rnisfit on the surface [102]. Most of these explanations can be applied to one 
specific film deposition mechanism. But none of them can adequately explain al1 cases. 
An investigation was conducted to explain why the intrinsic stress in a Mo film, 
deposited by magnetron RF sputtering, cm be either compressive or tensile depending 
on the process pressure pl 11. The following sections present possible causes of the Mo 
film stress that is presented in Figs. 5.12 and 5.14. 
55.1 At Low Deposition Pressure 
In figures 5.12 & 5.14, it is observed that the compressive intrinsic stress of the Mo 
films deposited at 3mTorr is very hi&. At low deposition pressures, there are not many 
collisions leading to a long mean fiee path of the sputtered species. Also, the rate of 
sputtered species arriving on the growing surface is hi&. At low pressure, because of 
the large concentration of  species h v i n g  at the growing surface coupled with a long 
mean fiee path, voids in the film are unlikely to be present as it is shown in the cross 
section SEM image of the film in Fig. 5.16. Also, at a hi& power, the surface is 
bombarded with ions 1801, which results in a hi& density, smooth film (Fig. 5.17), 
whose intrinsic stress is compressive and increases with power. The higher film stresses 
of films deposited on i-a-Si:H, compared to those deposited on glass, may be related to 
the initial nucleation processes at the substrate surface. The deposition mechanism is 
illustrateci in fig. 5.18. 
Figure 5.16: SEM cross section image of 500n.m thick Mo film 
deposited at 3mTorr and 4ûûWatts. 
Figure 5.17: SEM d a c e  morphology image of 5O(hun thick Mo film 
deposited at 3mTorr and 400Watts. 
Incoming Mo atoms 
O d O O d C ) d O d O 6  
Densely packed M o  film 
Figure 5.18: Mo deposition at low pressure. (a) Initial nucleation. (b) 
Incoming Mo atoms have high energy @igh mean fkee path) and 
bombard on the surface. (c) The results is a densely packed Mo film. 
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5.5.2 At High Deposition Pressure 
The Mo films deposited at high process pressure (2OmTorr) have very srnall intrinsic 
stress. At high deposition pressures, there are a hi& nurnber of coHisions leading to a 
short mean fiee path of the sputtered species. Also, the rate of sputtered species arriving 
on the growing surface is low. After the initial nucleation at the substrate surface, the 
deposited film starts to grow in columnar pillars separated by voids (Fig. 5.19) [112], 
which serve as stress relief zones. The cross section of this film is show in Figure 5.20. 
This type of film growth leads to low density (see Fig. 5.13), high surface roughness 
(Le., poor reflectivity) as shown in Fig. 5.21 and high resistivity (see Fig. 5.15) films. 
5.53 At Medium Deposition Pressure 
At medium pressures (5-lûmTorr), compared to high deposition pressure in section 
5.5.2, there are fewer collisions resulting in an increased mean fkee path and higher rate 
of species arriving at the growing surface. Some of the species may go beyond the 
growing sufface to get deposited around the columnar pillars, resulting in sealed voids 
(see Fig. 5.22). Figures 5.23 and 5.24 are the cross section of Mo films deposited at 
SmTorr and lOmTorr, respectively. These seaied voids maintain the deposition pressure 
(5-1ûmTorr) even after they are brought to atmospheric pressure, causing the sealing 
boundaries to move inward. It is believed that the tensile film stresses observed at these 
intermediate pressures are caused by the contraction of the sealed voids. The higher 
tensile stress at higher RF power could be a result of higher density of seaied voids per 
unit volume. Because of these sealed voids, the densities of these films are not as high 
as that of film deposited at 3mTorr. Figures 5.25 and 5.26 are the surface SEM images 
of MO f i h s  deposited at SmTorr and lûmTorr, respectively. From these figures, one 
observation is that the surfaces of these films are smoother than those obsewed in Fig. 
5.21. 
Incoming M o  atoms 
Stress relief zones 
Figure 5.19: Mo deposition at high pressure. (a) Initial nucleation. @) 
Incoming Mo atoms have small energy (short mean fiee path) and get 
deposited on top of  the pillars. (c) The results is a porous Mo fih. 
Figure 5.20: SEM cross section image of  5ûûnm thick Mo 
deposited at 2ûmTorr and 4ûûWatts. 
film 
Figure 5.2 1 : SEM d a c e  morphology image of 500nm thick Mo 
deposited at 2OmTorr and 400Watts. 
film 
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Incoming Mo atoms 
Vacuum sealed voids 
Figure 5.22: M o  deposition at medium pressure. (a) Initial nucleation. 
(b) Incoming Mo atorns just enough energy to travel below the surface 
and get deposited around the pillars. (c) The results is a film with 
vacuum sealed voids. 
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Figure 5.23: SEM cross section image of 500nm thick Mo fih 
deposited at SmTorr and 4OOWatts. 
Figure 5.24: SEM cross section image of 500nm thick MO f i h  
deposited at 1OmTorr and 400Watts. 
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Figure 5.25: SEM suface morphology image of Sûûnm thick Mo film 
deposited at SmTorr and 4ûûWatts. 
Figure 5.26: SEM sUTface morphology image of 5ûûnrn thick Mo film 
deposited at lOmTorr and 4ûûWatts. 
In Chapter 2, it was observed that the larger the grain size of the film, the higher 
the conductivity. In the case of Mo deposition, that rule does not apply. The resistivity 
of Mo film is mainly determined by the porosity of the film. When the film is porous, as 
in Fig. 5.20, the resistivity is high (104 - 10;' Q-cm). As the film becomes more 
stressed with decreasing deposition pressure, the resistivity decreases to -3 x IO-' Q- 
cm. 
5.6 Choosing the Process Pressure 
The current trend in imaging arrays is towards smailer pixel sizes and higher integration 
density. Thus, it becomes more preferable that thin film devices be stacked on top of 
each other to maintain high fi11 factor requirements. Hence, it is important that the 
mechanical integrity of the stacked devices be presewed by lowering the intrinsic stress 
in thin fiims through carehil selection of the right process parameters. This is 
particularly true in the case of direct imaging of x-rays using Mo/a-Si:H Schottky 
diodes, whereby the films can crack and peel off the substrate if the film stresses are not 
lowered by suitably varying process conditions such as RF power and deposition 
pressure. For example, the stress of Mo films deposited on i-a-Si:H can be lowered fiom 
-109 Pa to -10' Pa by increasing the deposition pressure fiom 3mTorr to SmTorr, 




Based on the 
Fabrication 
technology presented from Chapter 2 to Chapter 5, hKo array designs are 
proposed. One of these designs was fabricated and verified for its correct fùnctionality. 
6.1 Array Designs 
M e r  observing the electrical performance of different pixel configurations, two 
different array processes were designed. Shown in Fig. 6.1 are masks for a 4x5 x-ray 
imaging array, a 2x2 array and test structures. This array process design is based on the 
pixel configuration in Section 4.2.1. This process requires 9 masks and 11 lithography 
steps. The channel of the TFTs used in this design is 20pm long and 200pm wide. Al1 
TITs have 2 p  of overlap area at both sides of gate (drain and source). The diodes are 
2 0 0 p  x 2 0 0 p .  For these device sizes, the fil1 factor is 50.6%. 
The other array design is based on the pixel coOnguration in Section 4.2.2. 
Shown in Fig. 6.2 are a 4x5 -y, a 2x2 array and test structures for this design. This 
process requires only 7 masks and 9 lithography steps. In this pixel configuration, a 
Figure 6.1: X-ray imaging array design based on the pixel 
configuration presented in section 4.2.1. Schottky diode: 2 0 0 p  x 
2 0 0 p .  TFT: L 2 0 p ,  W 2 0 0 ~ .  The top Mo layer can be replaced 
with ITO for optical imaghg. 
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Figure 6.2: X-ray imaging array design based on the pixel 
configuration presented in section 4.2.2. Schottky diode: 43000pm2. 
TFT: L Z O p ,  W S O p .  The TFT in each pixel occupies an area of 
1 l O u m  x 90m. 
small portion of the detector area is used to accommodate the transistor (1 l O p  x 
90pm). The dimensions of the diodes are increased to 2 3 0 p  to compensate for this 
loss in the detection area The channel of the TFTs is 2 0 p  long and SOpm wide. nie 
ovedap area is kept at 2 p .  The fil1 factor of this array design is 48.6%. 
In both designs, the top Mo layer can be replaced with a transparent metal (Ex. 
Indium Tin Oxide) to make an optical imaging array. Al1 other fabrication process steps 
are compatible to those of the optical imaging array process. The bias lines are not 
connected in one line over the entire array for testability, which will be discussed 
m e r  in Section 6.3. 
6.2 Fabrication 
The array design shown in Fig. 6.2 was fabricated for testing. Show in Fig. 6.3 is the 
picture of a die on the wafér d e r  al1 fabrication steps are carrieci out. The step-by-step 
description was presented in Fig. 4.5. Although this process involves fewer fabrication 
steps than the design proposed in Fig. 6.1, it is stili very challenging to make a working 
device fiom a 9-step lithographie process at a University laboratory. In addition to that, 
there has been no discrete set of design rules for the amorphous silicon technology at 
the fabrication laboratory. It is not in the scope of this thesis to include the design rules. 
However, in Appendix E, a few critical rules are discussed. 
6.3 Testing 
The fabncated array has only 4 rows and 5 columns. For this mal1 array size, it is not 
practical to generate an image with an x-ray phantom. However, each pixel in the array 
was tested for x-ray response just to verify its correct fbctionality. 
Figure 6.3: X-ray imaging array. The picture was taken after al1 
fabrication steps were completed. 
The measurement setup is the same as that described in Section 4.4.2. The 
biasing of the pixels and the measurement of  cment were carried out with Keithley 236 
Source-Mesure Units, remotely controlied by a computer via HPIB. The Schottky 
diodes were reversed biased with -2V (see Fig. 4.11). As in the case of a single pixel, 
the gate of the TFT was pulsed at 1Hz to reset the voltage at the source of the TFT. The 
x-ray photocurrent was detected through the drain by the Keithley Source-Measure unit 
for a sampling period of 16.67ms (see Fig. 4.13). The testing was done without charge 
amplifiers attached to the data lines. Every pixel was tested individually. The pixels 
were exposed to x-rays for 50ms at an x-ray source voltage of 1 IOkVp, generated by a 
Mercury Modular x-ray machine with a molybdenum target at 16 degrees. The x-ray 
radiation was measured with an RTI Solidose 300 Digital Dosimeter. The scatter in the 
measured x-ray dose was as large as *25%, ranging fkom 2OOkVp to 320kVp. For fair 
comparisons, data was collected only when the variation in x-ray dose was less than 
10% of an average value of 260mR. For supplying biases and recording currents, 
Keithley S W s  (mode1 236) were used. In real applications, the bias lines can be 
connected together. But since al1 pixels had to be tested individually, the bias h e s  were 
connected to the SMUs separately. For testing pixel, P l  1, in Fig. 6.2, the bias h e ,  BI, 
was connected to -2V and the gate line, G1, was pulsed at 1Hz. The transferred charge 
was recorded at Dl  for an integration period of 16.67ms. The most difficult part of this 
measurement was the x-ray on tirne, which had to be controlled by hand. This was 
rather a brute-force way of testing an array, but it provided the information of array 
functionality. Due to the large scatter in the x-ray radiation, only one measurement 
value per pixel was used to calculate the number of measured electrons in Table 6.1. 
The off currents of the pixels seem to have relatively srnall variation. They are within a 
few tens of femto-amperes (£A) which is the measurement limit of the SIMU'S. 
Compared to the off cwents, the variation of the x-ray photo currents is quite large. 
There are several reasons to explain this large variation: 
(i) n i e  S c h o w  interface has large variation as seen in Chapter 3. It 
was shown in Fig. 3.1 that even at -lV the ciifference in the 
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Table 6.1 : Off currents, photo currents and number of measured electrons 
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leakage current density among the diodes of the same dimensions 
can be very large. 
(ii) The hand-triggering of x-ray photons is not accurate. X-ray 
should be on at the same point in fiom t = Os for al1 pixels. This is 





(iii) It is also possible that the transistor is defective. If the TFT's on 
current is not as high as it is supposed to be, it can result in low 
photo current, and hence, reduced number of measured electrons. 
Due to the large variation in the photo currents, the number of measured 
electrons aiso resulted in a large range of 1.52 million electrons to 18.3 million 
electrons with the standard deviation of 3 -59 million electrons. This crude testing 
demonstrated that the design of the array is valid. However, for more rigorous testing, it 
requires a readout circuitry with charge amplifiers and automated x-ray triggering. 
6.4 Evaluation 
Based on the measured data in Table 6.1, images are produced by applying very 
simple digital signal processing filters (see Figs. 6.4 and 6.5). The filters used for these 
images, 
Y = -u90 + (dark current in fAfiom Table 6.1)) x 2 
for the image with no illumination and 
Y = 235 - 1/2(176 -photo m e n t  in pAfiom Table 6.1) (6.2) 
for the image taken with the existence of x-rays, are only for illustrative purposes. The 
coefficients in these filters are arbitrarily chosen for the best presentation, such that it is 
easy to see the spatial artifacts seen in Figs. 6.4 and 6.5. Shown in Figure 6.4a) is the 
image with no c-rays in an ideai case, where the Schottky diodes and the TFTs have low 
uniforni leakage current. Al1 pixels are black. The actual image taken with no x-rays is 
shown in Fig. 6.4b). As one could have easily predicted fiom the values in Table 6.1, 
some pixels are not as dark as the others. But one has to keep in mind that two different 
filters are used, Eqs. 6.1 and 6.2, to ampli@ the pixel non-unifonnity. If a real world 
DSP filter is applied, the non-unifonnity shown in Figure 6.4b) may not be as bad as it 
is shown here. An ideal image with x-ray illumination is shown in Fig. 6.5a). ui that 
image, al1 pixels are uniformly white. The actuai image taken with the fabricated array, 





Figure 6.4: Image taken by the array shown in Fig. 6.3 without the x- 
ray illumination. (a) shows a .  ideal case image. (b) is created by a 
filter in Eq. 6.1. 
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Figure 6.5: Image taken by the array shown in Fig. 6.3 with the 
presence of x-rays. (a) shows an ideal case image. (b) is created by a 
filter in Eq. 6.2. 
seen here that not aIl pixels are as white as they can be. The possible reasons for this 
non-uniforrnity were discussed in the previous section. 
One of the very h t  questions that should be asked when designing or testing an 
irnaging array is how sensitive are the detectoa to the light being captured. This figure 
of merit is charactenzed by quantum efficiency, the ratio of the nurnber of 
electrons collected by the pixel to the number of incident photons, which was already 
mentioned in Chapter 1. Sensitivity depends on the wavelength of the light. The 
detector introduced in section 1.4.3 was chosen to have Mo layer thickness of 500nm so 
that it is most sensitive to the x-rays in the source voltage of 2OkVp to 100kVp. 
Sensitivity also depends on the fil1 factor, a design requirement that is mentioned at 
several places in this thesis. Fil1 factor is the proportion of the pixel area that is actuaily 
sensitive to the input signai. The higher the fi11 factor, the higher the array sensitivity. 
Especiaily for energetic x-ray photons that do not get absorbed easily, fil1 factor is a 
crucial array figure of merit. The fi11 factors of m y s  in Figs 6.1 and 6.2, -50%, are 
limited by the lithographie design rule at the fabrication laboratory. The pixel design in 
Chapter 4 (see Fig. 4.2) is estimated to accommodate a fi11 factor of -80% if the metal 
line spacing can be as small as 5 p  and the line width is as narrow as 8p1n 
Another array property that is Muenced by the pixel design is the maximum 
measurable signal, also known as the full well capacity. In this application, with an 
exception of radiation therapy, the x-ray source voltage range of interest does not 
exceed -12OkVp. And the radiation coming through an object or (a human body) gets 
attenuated. Considering these, the x-ray radiation received while testing in section 6.3 is 
most likely to be higher than what is necessary. In other words, the pixels in this 
irnaging array have big enough well capacity to process the necessary signal. 
Dynamic range is dehed  as the ratio of the maximum possible signal recorded 
by the array to the noise signal. In Table 6.1 the maximum photocurrent is l76pA and 
the lowest dark current is 190fA. The dynamic range of this array is roughly -1000. If 
this idormation is to be digitized, it will require a system with t @bit long data string. 
In Figure 6.5, there appears to be some spatial artifacts, namely fixed pattern 
noise (FPN). The main source of the FPN is considered to be the non uniformities of the 
devices that comprise the pixels. In this application, the devices are a Schottky diode 
and a TFT. In chapter 3, the non unifonnity of the Schottky diodes were presented. The 
FPN in Fig. 6.5b) is most likely to be caused by the poor reproducibility of the S c h o q  
interface, which was discussed in section 1 -4.3. Despite of this disadvantage of FPN in 
using Schottky diodes to detect x-rays, there are a couple of important measures of 
array quality that do not require paying extra attention to. One of them is image lag, a 
temporal artifact. Image lag is a crucial figure of merit in Fluoroscopy. Compared to the 
x-ray detection array with a-Se as the photoconductor, which suHers fiom image lag 
due to the poor charge collection in a-Se layer, this array design based on Mola-Si:H 
can pmcess the image as fast as the array with p-i-n diodes. Also, in an array with p-i-n 
diodes and a phosphor layer, blooming can happen if the incident x-ray photon produces 
very bright light. The signal that is meant to be read by only one pixel can be picked up 
by the neighbo~g pixels, which is also known as spi11 over. In the array based on 
Mo/a-Si:H Schottky diode, this blooming is not likely to happen. 
The array in Fig. 6.3 is the very £ h t  two dimensional array deposited at the 
University of Waterloo. Although it is dernonstrating a FPN, the design is proven to be 
valid. The project have two main options at this point. The first option is to irnprove the 
interface quality of the Schonky diodes. But as explained in section 1.4.3, poor 
reproducibility is an intrinsic property of the Schonky diode. Inserting a thin nitride 
layer could irnprove the quality as it was suggested in Chapter 3. Another option is to 
investigate the feasibility of developing p+ Si:H deposition process so that the S c h o w  
diodes can be replaced by p-i-n diodes. In either cases, the mask set used for fabncating 
the array in Fig. 6.3 can be used. 
Chapter 7 
Conclusions 
This thesis describes the fabrication issues underlying integration of the direct detection 
Mo/a-Si:H Schottky image sensor with the thin film transistor, dong with 
improvements made on TFT device and fabrication. With the latter, we specificaIly 
address the use of n+ pc-Si:H for the contact layers and Al for the gate material. 
The effeît of the deposition temperature(Ta) on the structurai properties of n+ 
doped hydrogenated micro-crystalline silicon (nC pC-Si:H) was studied through grazing 
incidence x-ray difiaction, Raman spectroscopy and Fourier transfonn infka red 
spectroscopy measurements. It was observed that the films deposited at low 
temperatures (Td z 200°C) showed more crystallinity, whereas the films deposited at 
high temperatures (Td I 400°C) were more amorphous. The elimination of the hydrogen 
atoms fiom the film surface appeared to be correlated with the transition kom the 
amorphous to the crystalline phase. It is believed that at low deposition temperatures, 
the interaction between H atoms, fiom Hz dilution and fkom S-H bonds, forms volatile 
H2 molecules and leaves a relaxed Si-Si network on the surface, hence the 
crystallization occurs. At high deposition temperatures, a transition between the 
hydrogen out-difision fiom Si-H bonds, and the hydrogen incorporation by Hz dilution 
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may lead to formation of Si-H bonds again on the surface at a particular chernical 
equilibrium, which causes the fiim to remain amorphous. 
The performance of Al-gated a-Si:H TFTs were compared in terms of leakage 
current, field effect mo bility, and threshold voltage  si^@ in which the sputter deposition 
conditions of Al were systematically varied in an attempt to reduce surface roughness 
induced by thermal processïng. At Iow deposition temperatures and process pressures, 
the deposited films showed a relatively smooth surface, e-g., gate films deposited at 
3O0C/5mTo~/300W yielded TFT charactenstics with low leakage current (- 10 fA at 
low VDS), an ON/OFF ratio better than IO*, and a mobility of 1.1 crn2ws - values 
comparable to TFTs fabricated using Mo gates. 
Different pixel designs were studied in an attempt to integrate of an x-ray sensor 
and a TFT. The fülly overlapped structure, while it better satisfied the fi11 factor 
requirement, suffered nom high leakage cument (- 100 nA). In contrast, the leakage 
cwrent of the partially overlapping structure was around 100 fA at low gate voltages. In 
both structures, the stress of the Mo layer in the Schottky diode had to be reduced in 
order to preserve the mechanical integrity of the stacked film structure. The stress was 
not as severe in the non-overlapping structures. Also, the leakage current was small. 
The current trend in irnaging arrays is geared towards smaller pixel sizes and 
higher integration density. Thus it becomes irnperative that thin fiim devices be stacked 
on top of each other to maintain high fill factor requirements. Hence, it is important that 
the mechanical integrity of the stacked devices be preserved by lowering the intrinsic 
stress in thin films through carefùl selection of the nght process parameters. This is 
particularly true in the case of direct imaging of x-rays using Mo/a-Si:H Schottky 
diodes, whereby the films can crack and peel off the substrate if the film stresses are not 
lowered by suitably varying process conditions such as RF power and deposition 
pressure. For example, the stress of Mo films deposited on i-a-Si:H could be lowered 
fiom -10' Pa to -10' Pa by increasing the deposition pressure from 3mTorr to SmTorr, 
CHAPTER 7. CONCLUSIONS 158 
without seriously undermining the film density (2-396 loss) and resistivity (-0.1 pQ-cm 
increase). 
In extending the test array design to large area arrays, there are a few 
technological challenges to be considered. First, as it was demonstrated in chapter 3, the 
Schottky interface made of the Mo and a-Si:H films shows wide variation in the leakage 
current. More research is required to reduce the variation in leakage currents of the 
sensors. One proposal is to insert a thin ùisulating layer between the metal and silicon to 
make a m-i-s structure (see Figs. A.1 and A.2). This thin insulahg layer may 
signincantly reduce the leakage current. But it requires a process development of 
hydrogen plasma treatment. Altematively, the Schoîtky diode can be replaced with a p- 
i-n diode. One possible approach is to use hydrogen plasma treatment to improve the 
electrical integrity of the a-Si:H/insulator interface. 
Appendix A 
Fabrication Mask Designs 
This section presents the mask layouts developed and used for this project. The array 
designs are presented in Figs. 6.1 and 6.2. It is only a srnall scale array (4 x S), but with 
fuhue upgrade to the university laboratory, a larger scale array can be produced using 
these small arrays as templates. As m d o n e d  before, the top layer, Mo, can be replaced 
with ITO for optical imaging. Figure A.1 is the mask design for an m-i-s structure 
whose side walls will be passivated with silicon Ntride. The challenge in this process is 
a development of hydrogen plasma process. After etching with HF solution (Fig. A.2), 
the i-a-Si:H surface is exposed to air. Before an insulating layer is deposited on this 
surface, it is suggested that a cleaning (or even etching) process is applied. The devices 
in Figure A.3 are the Schottky diodes in parallel. This structure was used to get an 
average value of many devices. Also, when measuring mal1 leakage current, 
connecting many devices in parallel and dividing the current is easier than measuring 
the leakage current of one single device. Show in Fig. A.4 are the mask layouts for the 
old Schottky diode process (see Fig. 3.3). Again, the devices are connected in parallel. 
Fig. AS is the mask design for the non-overlapping pixels. The stacked pixel design is 
presented in Fig. A.6. 
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Figure A. 1 : Mask layout design for an m-i-s structure. The fabrication 
sequence is illustrated in Fig. A.2. This process requires a hydrogen 
plasma treatment at the insulator/silicon interface. 
Glass substrate 
Mask 1 : bottom electrode 
Glass substrate 1 
Thin nitride 
~ l a s s  substrate 1 
Mask 2: top nitride 
Glass substrate 
Mask 3: top M o  
Glass substrate 1 
KOH 
1 Glass substrate 1 
- - 
HF & H, plasma treatment 
I Glass substrate 
Mask 4: contact windows 
Figure A.2: X-ray sensor fabrication sequence based on m-i-s 
structure. 
Figure A.3: 48 Schottky diodes comected in parallel. This design was 
used to measure the leakage current of the diode in section 3.2 and 3.3. 
Al1 diodes are 200p x 2 0 0 p .  The fabrication sequence of  this diode 
process is illustrated in Fig. 3.4. 
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Figure A.4: 35 Schottky diodes connected in parallel. This design was 
used to measure the leakage current of the diode fabricated with the 
old process sequence. Ail diodes are 2 0 0 p  x 2 0 0 p .  The fabrication 
sequence of  this diode process is illustrated in Fig. 3.3. The old 
process is only 4 mask process. An extra step was added here for the 
final metallization (Al) for easier wire bonding. 
Figure AS: Non-overlapping pixel designs studied in Chapter 4. The 
dimensions of the diode are varied fiom 2 0 0 p  x 2 0 0 p  to 5 0 p  x 
5 0 p  while the TFT is kept at W: 2 0 p ,  L: 1 0 p .  
Nathan B. Park & A. 
Figure A.6: Stacked pixel designs studied in Chapter 4. The 
dimensions of the diode are kept at 2 0 0 p  x 200pn. while the TFT is 
varied - W: 200pm/L: 20pm, W: 90pmL: 9 0 p 7  and W: lOpm/L: 
100p.  
Appendix B 
Thermal Stress of Thin Films 
As mentioned in section 5.2.3, the thennal stress is caused by a mismatch of the thermal 
expansion coefficients of the fih and the substrate. Table B.1 iists the thermal stress of 














fiom Eq. 5.19, 
@hemal (Pa) 
Table B. 1 : Calculated value of thermal stress of thin films on Coming 
7059 g l a s  substrates. "-" sign denotes compressive stress. 
Appendix C 
Film Deposition Parameters 
Temp. 
(OC) 
Pressure Power density 
(mTorr) (m w/cm2) 
Gas flow 
(sccm) 
Table C. Z : Deposition parameters of PECVD films. 
Sputtering Temp. Pressure Power Ar flow Dep. Rate 
(OC) (mTorr) 0 (sccm) (ma)  
Al DC 150 10 400 30 135 
Cr DC 30 5 200 30 110 
MO RF 30 3,5,10,20 200,300,400 20,30,40,60 80-130 
Table C.2: Deposition parameters of PVD films. 
Appendix D 
Film Etchant and Etch Rate 
Film ~ Etchant Temp. 




- - 1 n' pc-Si:H 1 24Omg KOH + 8 0 M  Hz0 + 23ûml methanoI 1 30°C 1 400 * 25 
Table D.1: Etchant, etching temperature and etch rate of al1 films. 
300mg KOH + 700ml HzO or 
240mg KOH + 800ml Hz0 + 230ml methanol 
45°C 
30°C 
525 * 75 
100 * 25 
Appendix E 
Issues for Large-Area Array Production 
(Yield) 
The ultimate goal of this project is a successful production of large-area (>Y) x-ray 
imaging array. In order to achieve this, it is highly recommended that some research 
resources be allocated to improve the fabrication yield. There are many little details to 
consider at every step of fabrication. In this section, a few major issues are addressed in 
hope that the next engineers will not have to rediscover these points by trial and error. 
A hot wash process is necessary after the wafer is dipped into the metai etchant, 
KOH solutions, and the photoresist stripper. The metal etchant (456ml Hg04 + 36ml 
CH3COOH + 181111 HN03 + 9ûml H20) is very viscous and does not get easily washed 
away. In the metal deposition system, small traces of carbon molecules were found 
which could have onginated fiom unwashed metal etchant on wafers. 
As the PECVD machine gets older, it is showing signs of aging. One of the 
signs is pattemed white spots on the wafen. These white spots are believed to be a 
byproduct of the chamber cleaning process. The devices on the wafer with white spots 
do not work or demonstrate distorted pedonnance. This problem can be avoided by first 
coating the entire PECVD chamber with a very thin film (20nm) of the h t  layer to be 
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deposited on the wafer. Also, the engineers must always try to minimize the t h e  that 
the vacuum chamber is exposed to air. 
Another sign of aging that the PECM) machine exhibits is debris of films lefi on 
the top of the wafer after the PECVD deposition. According to the previous student's 
PhD thesis, in the Schottky diode deposition, immediately afler the intrinsic amorphous 
silicon layer is deposited, the wafer is to be loaded into the PVD charnber for the 
vacuum pump down. Because of the debris, the wafer must be first dipped into HF 
solution then washed thoroughly before it is loaded into the PVD charnber. The diodes 
fabricated without this treatment show extremely high leakage currents. 
For making discrete devices, line spacing of the first metal layer c m  be as small 
as 10pn. For array fabrication, even a small chance of bridge fault cannot be allowed. 
The minimum line spacing between the gate lines in an array should be 3 0 p .  The Line 
width is detennined by the charnel length of the TFTs. In Figs. 6.1 and 6.2, the channel 
length is 2 0 p .  This should be sutficient width to prevent line breaks caused by voids. 
For the ka1 metallization (Al), the thickness of the h e  should be more than 1pm to 
allow good contact when wire bonding. The width of the final metal should be more 
than 4 0 p  to ensure a continuous coverage over a sharp step (-2pm in height) profiles. 
The siücon layers (both intrinsic and n+ doped) are etched with KOH solutions. 
There must be enough space between the pixels so that the KOH etch process can 
successfully isolate al1 pixels. The minimum space between pixels is 6 0 p .  This 
number can be decreased substantially with a dry etch process which can replace the 
curent wet etch process. 
Very often, the small contact windows on photoresist for final metallization do 
not get completely rernoved by the developer. A very thin layer of photoresist can stop 
the HF solution îmm making the openhg on the silicon nitride films. For array 
fabrication, the minimum size of via window should be 2 0 p  x 2 0 p .  The wafêrs must 
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be left in the photoresist developer for a long enough period to ensure a successful 
opening of such srnail wiadows. 
There are many other small details to pay attention to. Udortunately, most of 
them c m  only be learned by repeated practices. For the engineers who enter the lab for 
the fmt the,  the yield can be as low as 10%. 
Appendix F 
Wafer Cleaning Process 
%or to being loaded into vacuum chambers, al1 wafers must be cleaned. The 
RCA2 step cm be skipped for the glass wafers. While rinsing, it is important that the 
clean DI water is poured directly into the beaker that contains the cleaning solution with 
the wafers still left inside. This will lead to an overflow which prevents the particles 
floating at the top fiom sticking back onto the wafers. 
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